summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_gem.c
AgeCommit message (Expand)Author
2016-11-21drm/i915: Use request retirement as context progressMika Kuoppala
2016-11-21drm/i915: Decouple hang detection from hangcheck periodMika Kuoppala
2016-11-18drm/i915: Skip final clflush if LLC is coherentChris Wilson
2016-11-18drm/i915: Always flush the dirty CPU cache when pinning the scanoutChris Wilson
2016-11-18drm/i915: Don't touch NULL sg on i915_gem_object_get_pages_gtt() errorChris Wilson
2016-11-18drm/i915: Move frontbuffer CS write tracking from ggtt vma to objectChris Wilson
2016-11-17drm/i915: don't leak global_timelineMatthew Auld
2016-11-17drm/i915: Demote i915_gem_open() debugging from DRIVER to USERChris Wilson
2016-11-17drm/i915: dev_priv cleanup in i915_gem_gtt.cTvrtko Ursulin
2016-11-17drm/i915: Use dev_priv in INTEL_INFO in i915_gem_fence_reg.cTvrtko Ursulin
2016-11-17drm/i915: dev_priv and a small cascade of cleanups in i915_gem.cTvrtko Ursulin
2016-11-14drm/i915/scheduler: Boost priorities for flipsChris Wilson
2016-11-14drm/i915/scheduler: Execute requests in order of prioritiesChris Wilson
2016-11-14drm/i915/scheduler: Record all dependencies upon request constructionChris Wilson
2016-11-14drm/i915: Remove engine->execlist_lockChris Wilson
2016-11-14drm/i915: Create distinct lockclasses for execution vs user timelinesChris Wilson
2016-11-11drm/i915: Stop skipping the final clflush back to system pagesChris Wilson
2016-11-11drm/i915: Only wait upon the execution timeline when unlockedChris Wilson
2016-11-11drm/i915: Assorted dev_priv cleanupsTvrtko Ursulin
2016-11-11drm/i915: Split out i915_vma.cJoonas Lahtinen
2016-11-10drm/i915: Trim the object sg tableTvrtko Ursulin
2016-11-08drm/i915: Remove chipset flush after cache flushChris Wilson
2016-11-07drm/i915: Add assert for no pending GPU requests during suspend/resume in LR ...Imre Deak
2016-11-07drm/i915: Make sure engines are idle during GPU idling in LR modeImre Deak
2016-11-07drm/i915: Avoid early GPU idling due to race with new requestImre Deak
2016-11-07drm/i915: Limit Valleyview and earlier to only using mappable scanoutChris Wilson
2016-11-07drm/i915: Round tile chunks up for constructing partial VMAsChris Wilson
2016-11-04drm/i915: Fix pages pin counting around swizzle quirkChris Wilson
2016-11-03drm/i915: Tidy slab cache allocationsTvrtko Ursulin
2016-11-02drm/i915: Unify global_list into global_linkJoonas Lahtinen
2016-11-01drm/i915: Allow shrinking of userptr objects once againTvrtko Ursulin
2016-11-01drm/i915: Pass dev_priv to IS_BROADWATER/IS_CRESTLINEVille Syrjälä
2016-11-01drm/i915: Improve lockdep tracking for obj->mm.lockChris Wilson
2016-11-01drm/i915: Store the vma in an rbtree under the objectChris Wilson
2016-11-01drm/i915: Track pages pinned due to swizzling quirkChris Wilson
2016-11-01drm/i915: Avoid accessing request->timeline outside of its lifetimeChris Wilson
2016-11-01drm/i915: Use the full hammer when shutting down the rcu tasksChris Wilson
2016-10-28drm/i915: Enable multiple timelinesChris Wilson
2016-10-28drm/i915: Reserve space in the global seqno during request allocationChris Wilson
2016-10-28drm/i915: Introduce a global_seqno for each requestChris Wilson
2016-10-28drm/i915: Queue the idling context switch after all other timelinesChris Wilson
2016-10-28drm/i915: Combine seqno + tracking into a global timeline structChris Wilson
2016-10-28drm/i915: Move GEM activity tracking into a common struct reservation_objectChris Wilson
2016-10-28drm/i915: Use lockless object freeChris Wilson
2016-10-28drm/i915: Move object release to a freelist + workerChris Wilson
2016-10-28drm/i915: Acquire the backing storage outside of struct_mutex in set-domainChris Wilson
2016-10-28drm/i915: Implement pwrite without struct-mutexChris Wilson
2016-10-28drm/i915: Implement pread without struct-mutexChris Wilson
2016-10-28drm/i915: Move object backing storage manipulation to its own lockingChris Wilson
2016-10-28drm/i915: Pass around sg_table to get_pages/put_pages backendChris Wilson
generated by cgit (git 2.34.1) at 2025-03-25 15:44:03 +0000