summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_irq.c
AgeCommit message (Expand)Author
2015-04-14drm/i915: Dont enable CS_PARSER_ERROR interrupts at allDaniel Vetter
2015-03-24drm/i915: move clearing of RPS interrupt bits from disable to reset timeImre Deak
2015-03-24drm/i915: fix race when clearing RPS IIR bitsImre Deak
2015-03-20drm/i915: Use down ei for manual Baytrail RPS calculationsChris Wilson
2015-03-20drm/i915: Improved w/a for rps on BaytrailChris Wilson
2015-03-17drm/i915/skl: Enabling processing of Turbo interruptsAkash Goel
2015-03-17drm/i915/skl: Restore pipe interrupt registers after power well enablingDamien Lespiau
2015-03-17drm/i915/skl: Make gen8_irq_power_well_post_enable() take a pipe maskDamien Lespiau
2015-03-09Merge tag 'v4.0-rc3' into drm-nextDave Airlie
2015-02-26drm/i915: Use enabled value from crtc_state rather than crtc (v2)Matt Roper
2015-02-24drm/i915: avoid processing spurious/shared interrupts in low-power statesImre Deak
2015-02-23drm/i915: Flatten DRIVER_MODESET checks in i915_irq.cDaniel Vetter
2015-02-23drm/i915: Drop pipe_enable checks in vblank funcsDaniel Vetter
2015-02-13drm/i915: Introduce intel_set_rps()Ville Syrjälä
2015-02-03drm/i915: Remove bogus locking check in the hangcheck codeDaniel Vetter
2015-01-29drm/i915: Remove nested work in gpu error handlingMika Kuoppala
2015-01-28drm/i915: Convert hangcheck from a timer into a delayed work itemChris Wilson
2015-01-27drm/i915: Use symbolic irqreturn for ->hpd_pulseDaniel Vetter
2015-01-27drm/i915: Make intel_crtc->config a pointerAnder Conselvan de Oliveira
2015-01-27drm/i915: Embedded struct drm_crtc_state in intel_crtc_stateAnder Conselvan de Oliveira
2015-01-27Merge tag 'drm-intel-next-2015-01-17' of git://anongit.freedesktop.org/drm-in...Dave Airlie
2015-01-22Merge remote-tracking branch 'origin/master' into drm-nextDave Airlie
2015-01-13drm/i915: Remove I915_HAS_HOTPLUG() check from i915_hpd_irq_setup()Ville Syrjälä
2015-01-13drm/i915: Make hpd arrays big enough to avoid out of bounds accessVille Syrjälä
2015-01-12Merge tag 'topic/i915-hda-componentized-2015-01-12' into drm-intel-next-queuedDaniel Vetter
2015-01-12drm/i915: vlv: sanitize RPS interrupt mask during GPU idlingImre Deak
2015-01-12drm/i915: fix HW lockup due to missing RPS IRQ workaround on GEN6Imre Deak
2015-01-10Merge tag 'drm-intel-next-2014-12-19' of git://anongit.freedesktop.org/drm-in...Dave Airlie
2014-12-18drm/i915: Don't call intel_prepare_page_flip() multiple times on gen2-4Ville Syrjälä
2014-12-15drm/i915: move RPS PM_IER enabling to gen6_enable_rps_interruptsImre Deak
2014-12-15drm/i915: Name the lrc irq handler correctlyDaniel Vetter
2014-12-11drm/i915: vlv: fix IRQ masking when uninstalling interruptsImre Deak
2014-12-08drm/i915: Check mask/bit helper functionsDaniel Vetter
2014-12-06drm/i915: Additional request structure tracingJohn Harrison
2014-12-03drm/i915: Convert 'i915_seqno_passed' calls into 'i915_gem_request_completed'John Harrison
2014-12-03drm/i915: Convert 'ring_idle()' to use requests not seqnosJohn Harrison
2014-12-03drm/i915: mask RPS IRQs properly when disabling RPSImre Deak
2014-12-03drm/i915: Tune down spurious CRC interrupt warningDaniel Vetter
2014-12-03drm/i915: Grab modeset locks for GPU rest on pre-ctgVille Syrjälä
2014-12-03drm/i915: Stop gathering error states for CS error interruptsDaniel Vetter
2014-11-20drm/i915: Only call mod_timer() if not already pendingChris Wilson
2014-11-19drm/i915: Remove DRI1 ring accessors and APIChris Wilson
2014-11-19drm/i915: sanitize rps irq disablingImre Deak
2014-11-19drm/i915: sanitize rps irq enablingImre Deak
2014-11-19drm/i915: WARN if we receive any rps interrupts on gen>9Imre Deak
2014-11-19drm/i915: Don't continually defer the hangcheckChris Wilson
2014-11-14drm/i915: Use vlv display irq setup code for chvVille Syrjälä
2014-11-14drm/i915: Refactor vlv_display_irq_uninstall()Ville Syrjälä
2014-11-14drm/i915/skl: AUX irqs have movedJesse Barnes
2014-11-14drm/i915: WARN if we receive any gen9 rps interruptsImre Deak
generated by cgit (git 2.34.1) at 2025-05-01 18:41:25 +0000