summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)Author
2014-06-05drm/i915: Enable interrupt-based AGPBUSY# enable on 85xVille Syrjälä
2014-06-05drm/i915: Flip the sense of AGPBUSY_DIS bitVille Syrjälä
2014-05-22drm/i915: Implement WaVcpClkGateDisableForMediaReset:ctg, elkVille Syrjälä
2014-05-22drm/i915: Add a brief description of the VLV display PHY internalsVille Syrjälä
2014-05-21drm/i915: Fix mmio vs. CS flip race on ILK+Ville Syrjälä
2014-05-20drm/i915: Drop /** */ comments from i915_reg.hVille Syrjälä
2014-05-20drm/i915/chv: Add a bunch of pre production workaroundsVille Syrjälä
2014-05-20drm/i915/chv: Use RMW to toggle swing calc initVille Syrjälä
2014-05-20drm/i915/chv: Don't do group access reads from TX lanes eitherVille Syrjälä
2014-05-20drm/i915/chv: Don't use PCS group access readsVille Syrjälä
2014-05-20drm/i915/chv: Set soft reset override bit for data lane resetsVille Syrjälä
2014-05-20drm/i915/chv: Register port D encoders and connectorsVille Syrjälä
2014-05-20drm/i915/chv: Fix PORT_TO_PIPE for CHVVille Syrjälä
2014-05-20drm/i915/chv: Add cursor pipe offsetsVille Syrjälä
2014-05-20drm/i915/chv: Fix gmbus for port DVille Syrjälä
2014-05-20drm/i915/chv: Add CHV display supportRafael Barbalho
2014-05-20drm/i915: Fix ILK GPU reset domain bitsVille Syrjälä
2014-05-19drm/i915: Add MIPI mmio reg baseShashank Sharma
2014-05-19drm/i915: rename IOSF sideband opcodes according to the specImre Deak
2014-05-15drm/i915: Enable PM Interrupts target via Display Interface.Deepak S
2014-05-15drm/i915/bdw: Implement a basic PM interrupt handlerBen Widawsky
2014-05-12drm/i915/chv: Pipe select change for DP and HDMIChon Ming Lee
2014-05-12drm/i915/chv: Add update and enable pll for CherryviewChon Ming Lee
2014-05-12drm/i915/chv: Trigger phy common lane resetChon Ming Lee
2014-05-12drm/i915/chv: Update Cherryview DPLL changes to support Port D. v2Chon Ming Lee
2014-05-12drm/i915/chv: Add DPIO offset for Cherryview. v3Chon Ming Lee
2014-05-12drm/i915/chv: Add DDL register defines for CherryviewVille Syrjälä
2014-05-07drm/i915: add various missing GTI/Gunit register definitionsImre Deak
2014-05-06drm/i915/chv: Add DPINVGTT registers defines for CherryviewVille Syrjälä
2014-05-06drm/i915/chv: Add display interrupt registers bits for CherryviewVille Syrjälä
2014-05-06drm/i915/chv: Add DPFLIPSTAT register bits for CherryviewVille Syrjälä
2014-05-06drm/i915/chv: Add PIPESTAT register bits for CherryviewVille Syrjälä
2014-05-05drm/i915: vlv: add RC6 residency countersImre Deak
2014-05-05drm/i915: vlv: clean up GTLC wake control/status register macrosImre Deak
2014-05-05drm/i915:Initialize the second BSD ring on BDW GT3 machineZhao Yakui
2014-04-10drm/i915: Add support for DRRS to switch RRPradeep Bhat
2014-04-09drm/i915: Add more registers to the whitelist for mesaBrad Volkin
2014-04-09drm/i915: Rename GEN8_PIPE_FLIP_DONE to PRIMARY_FLIP_DONEDamien Lespiau
2014-04-09drm/i915/bdw: Provide a gen8 version of SRMDamien Lespiau
2014-04-09drm/i915: Protect the argument expansion in LRI and SRM macrosDamien Lespiau
2014-04-09drm/i915/vlv:Implement the WA 'WaDisable_RenderCache_OperationalFlush'Akash Goel
2014-04-03drm/i915: Move all ring resets before setting the HWS pageChris Wilson
2014-04-03drm/i915: Fix framecount offsetRafael Barbalho
2014-04-02drm/i915/bdw: Expand FADD to 64bitBen Widawsky
2014-04-01drm/i915: Add OACONTROL to the command parser register whitelist.Kenneth Graunke
2014-04-01drm/i915: Reject commands that would store to global HWS pageBrad Volkin
2014-04-01drm/i915: Enable PPGTT command parser checksBrad Volkin
2014-04-01drm/i915: Reject commands that explicitly generate interruptsBrad Volkin
2014-04-01drm/i915: Enable register whitelist checksBrad Volkin
2014-04-01drm/i915: Add register whitelist for DRM masterBrad Volkin
generated by cgit (git 2.34.1) at 2025-05-31 22:22:24 +0000