summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)Author
2018-04-09drm/i915: Set scaler mode for NV12Chandra Konduru
2018-04-09drm/i915: Display WA 827Vidya Srinivas
2018-04-06drm/i915/icl: Handle RPS interrupts correctly for Gen11Oscar Mateo
2018-04-06drm/i915/icl: Use hw engine class, instance to find irq handlerMika Kuoppala
2018-04-06drm/i915/icl: Add reset control register changesMichel Thierry
2018-03-30Merge airlied/drm-next into drm-intel-next-queuedRodrigo Vivi
2018-03-30drm/i915/psr: Use PSR2 macro for PSR2José Roberto de Souza
2018-03-30drm/i915/psr/cnl: Enable Y-coordinate support in sourceJosé Roberto de Souza
2018-03-29drm/i915: rename PPGTT/GGTT fields OA registersLionel Landwerlin
2018-03-28drm/i915/gen11: add support for reading the timestamp frequencyPaulo Zanoni
2018-03-23drm/i915: protect macro parameters in SWING_SEL_{UPP,LO}WERPaulo Zanoni
2018-03-23drm/i915/icl: Add register defs for voltage swing sequences for MG PHY DDIManasi Navare
2018-03-23drm/i915/icl: Add register definitions for Combo PHY vswing sequences.Manasi Navare
2018-03-21drm/i915/psr: Remove open-coded PSR AUX transactions for SKL+Dhinakaran Pandiyan
2018-03-21drm/i915/icl: Added ICL 11 slice, subslice and EU fuse detectionKelvin Gardiner
2018-03-20drm/i915/icl: Update subslice define for ICL 11Kelvin Gardiner
2018-03-20drm/i915/icl: Check for fused-off VDBOX and VEBOX instancesOscar Mateo
2018-03-16drm/i915: Kill the remaining CHV HBR2 leftoversVille Syrjälä
2018-03-15drm/i915: Split GPU commands definitions into separate headerMichal Wajdeczko
2018-03-14drm/i915/cnl: Kill _MMIO_PORT6 macroMahesh Kumar
2018-03-14drm/i915/cnl; Add macro to get PORT_TX registerMahesh Kumar
2018-03-14Merge tag 'drm-intel-next-2018-03-08' of git://anongit.freedesktop.org/drm/dr...Dave Airlie
2018-03-14Merge tag 'drm-misc-next-2018-03-09-3' of git://anongit.freedesktop.org/drm/d...Dave Airlie
2018-03-13drm/i915/psr: Comment to clarify SRD_DEBUG is called PSR_MASK SKL+Dhinakaran Pandiyan
2018-03-13drm/i915: Move CUR SURFLIVE definition to a better place.Rodrigo Vivi
2018-03-12drm/i915/psr: Display WA 0884 applied broadly for more HW tracking.Rodrigo Vivi
2018-03-07drm/i915/cnl: Add Wa_2201832410Rodrigo Vivi
2018-03-07drm/i915/icl: Gen11 forcewake supportDaniele Ceraolo Spurio
2018-03-07drm/i915/icl: new context descriptor supportDaniele Ceraolo Spurio
2018-03-07drm/i915/icl: Correctly initialize the Gen11 enginesOscar Mateo
2018-03-02drm/i915: Add support for the YCbCr COLOR_RANGE propertyVille Syrjälä
2018-03-02drm/i915: Add support for the YCbCr COLOR_ENCODING propertyVille Syrjälä
2018-03-02drm/i915: Fix plane YCbCr->RGB conversion for GLKVille Syrjälä
2018-03-02drm/i915: Correctly handle limited range YCbCr data on VLV/CHVVille Syrjälä
2018-03-01drm/i915/icl: Prepare for more ringsTvrtko Ursulin
2018-03-01Merge drm-next into drm-intel-next-queued (this time for real)Joonas Lahtinen
2018-03-01Merge tag 'drm-intel-next-2018-02-21' of git://anongit.freedesktop.org/drm/dr...Dave Airlie
2018-02-23drm/i915: Add enum aux_ch and clean up the aux init to use itVille Syrjälä
2018-02-22drm/i915/hsw: add missing disabled EUs registers readsLionel Landwerlin
2018-02-15drm/i915/cnl: Fix PORT_TX_DW5/7 register addressMahesh Kumar
2018-02-16Merge tag 'topic/hdcp-2018-02-13' of git://anongit.freedesktop.org/drm/drm-mi...Dave Airlie
2018-02-13drm/i915/icl: Enable both DBuf slices during initMahesh Kumar
2018-02-13drm/i915/icl: implement the display init/uninit sequencesPaulo Zanoni
2018-02-13drm/i915/icl: add the main CDCLK functionsPaulo Zanoni
2018-02-13drm/i915/icl: add ICL support to cnl_set_procmon_ref_valuesPaulo Zanoni
2018-02-05drm/i915: fix misalignment in HDCP register defRamalingam C
2018-01-31drm/i915/icl: Set graphics mode register for gen11Kelvin Gardiner
2018-01-31drm/i915/icl: Handle expanded PLANE_CTL_FORMAT fieldJames Ausmus
2018-01-31drm/i915/icl: Introduce MBus related registersMahesh Kumar
2018-01-30drm/i915/cnl: Enable DDI-F on Cannonlake.Rodrigo Vivi
generated by cgit (git 2.34.1) at 2025-05-03 11:55:55 +0000