summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)Author
2012-04-01drm/i915: Sanitize BIOS debugging bits from PIPECONFChris Wilson
2012-03-22Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds
2012-03-15drm: Merge tag 'v3.3-rc7' into drm-core-nextDave Airlie
2012-03-07drm/i915: fix color order for BGR formats on SNBJesse Barnes
2012-02-14drm/i915: add missing SDVO bits for interlaced modes on ILKPaulo Zanoni
2012-02-12drm/i915: use gtfifodbgBen Widawsky
2012-02-10drm/i915: gen7: Disable the RHWO optimization as it can cause GPU hangs.Kenneth Graunke
2012-02-10drm/i915: gen7: work around a system hang on IVBEugeni Dodonov
2012-02-10drm/i915: gen7: Implement an L3 caching workaround.Eugeni Dodonov
2012-02-10drm/i915: gen7: implement rczunit workaroundEugeni Dodonov
2012-02-10drm/i915: set interlaced bits for TRANSCONFPaulo Zanoni
2012-02-10drm/i915: correctly program the VSYNCSHIFT registerDaniel Vetter
2012-02-10drm/i915: clean up interlaced pipeconf bit definitionsDaniel Vetter
2012-02-09drm/i915: ppgtt register definitionsDaniel Vetter
2012-02-09drm/i915: initialization/teardown for the aliasing ppgttDaniel Vetter
2012-02-08drm/i915: swizzling support for snb/ivbDaniel Vetter
2012-01-29drm/i915: add per-ring fault reg to error_stateDaniel Vetter
2012-01-29drm/i915: collect more per ring error stateDaniel Vetter
2012-01-29drm/i915: refactor ring error state capture to use arraysDaniel Vetter
2012-01-29drm/i915: set AUD_CONFIG N_value_index for DisplayPortWu Fengguang
2012-01-26drm/i915: Correct the bit number for the MI_FLUSH_ENABLE.Eric Anholt
2012-01-03drm/i915: Add support for resetting the SO write pointers on gen7.Eric Anholt
2012-01-03drm/i915: Set two chicken bits implicated in missed IRQs on Ivybridge.Eric Anholt
2012-01-03drm/i915: add color key support v4Jesse Barnes
2012-01-03drm/i915: add SNB and IVB video sprite support v6Jesse Barnes
2012-01-03drm/i915: drpc debugfs update for gen6Ben Widawsky
2012-01-03drm/i915: Update GEN6_RP_CONTROL definitionsBen Widawsky
2012-01-03drm/i915: Force sync command ordering (Gen6+)Ben Widawsky
2012-01-03Merge branch 'drm-intel-next' of git://people.freedesktop.org/~keithp/linux i...Dave Airlie
2011-12-20Merge tag 'v3.2-rc6' of /home/airlied/devel/kernel/linux-2.6 into drm-core-nextDave Airlie
2011-12-20drm/intel: Fix initialization if startup happens in interlaced mode [v2]Christian Schmidt
2011-12-19drm/i915: rename audio ELD registersWu Fengguang
2011-12-16drm/i915: set the right SDVO transcoder for CPTPaulo Zanoni
2011-11-23drm/i915: Hook up Ivybridge eDPKeith Packard
2011-11-23drm/i915: add multi-threaded forcewake supportKeith Packard
2011-11-16drm/i915: Let panel power sequencing hardware do its jobKeith Packard
2011-11-07drm/i915: Turn on another required clock gating bit on gen6.Eric Anholt
2011-11-07drm/i915: Turn on a required 3D clock gating bit on Sandybridge.Eric Anholt
2011-10-20drm/i915: set watermarks for third pipe on IVBJesse Barnes
2011-10-20drm/i915: fix IVB cursor supportJesse Barnes
2011-10-20drm/i915: PLL macro cleanup and pipe assertion checkJesse Barnes
2011-10-20drm/i915: always set FDI composite sync bitJesse Barnes
2011-10-20drm/i915: Use PIPE_CONTROL for flushing on gen6+.Jesse Barnes
2011-10-20drm/i915: Rename PIPE_CONTROL bit defines to be less terse.Kenneth Graunke
2011-10-20drm/i915: Remove implied length of 2 from GFX_OP_PIPE_CONTROL #define.Kenneth Graunke
2011-10-20Merge branch 'edp-training-fixes' into drm-intel-nextKeith Packard
2011-10-06drm/i915: Correct eDP panel power sequencing delay computationsKeith Packard
2011-09-30drm/i915: Unlock PCH_PP_CONTROL alwaysKeith Packard
2011-09-30drm/i915: Enable digital port hotplug on PCH systemsKeith Packard
2011-09-21drm/i915: Dumb down the semaphore logicBen Widawsky
generated by cgit (git 2.34.1) at 2025-04-10 22:24:20 +0000