summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)Author
2014-10-01drm/i915: Enable pixel replicated modes on BDW and HSW.Clint Taylor
2014-09-29Revert "drm/i915/bdw: BDW Software Turbo"Daniel Vetter
2014-09-19drm/i915: Extend BIOS stolen mem handling to all platformDaniel Vetter
2014-09-16Merge tag 'drm-intel-next-2014-09-05' of git://anongit.freedesktop.org/drm-in...Dave Airlie
2014-09-16drm: backmerge tag 'v3.17-rc5' into drm-nextDave Airlie
2014-09-08drm/i915: Evict CS TLBs between batchesChris Wilson
2014-09-03drm/i915: Idle unused rings on gen2/3 during init/resumeVille Syrjälä
2014-09-03drm/i915: Disable trickle feed for gen2/3Ville Syrjälä
2014-09-03drm/i915/bdw: BDW Software TurboDaisy Sun
2014-09-03drm/i915: Populate mem_freq in init_gt_powerwave()Ville Syrjälä
2014-09-03drm/i915: Rename defines for selection of ddi buffer translation slotSonika Jindal
2014-09-03drm/i915: Parametrize PANEL_PORT_SELECT_VLVVille Syrjälä
2014-09-03drm/i915: Add 180 degree primary plane rotation supportSonika Jindal
2014-08-13drm/i915: Add support for variable cursor size on 845/865Ville Syrjälä
2014-08-11drm/i915/bdw: Interrupts with logical ringsOscar Mateo
2014-08-11drm/i915/bdw: GEN-specific logical ring emit requestOscar Mateo
2014-08-11drm/i915/bdw: Populate LR contexts (somewhat)Oscar Mateo
2014-08-08drm/i915: Add sprite watermark programming for VLV and CHVGajanan Bhat
2014-08-08drm/i915: Generalize drain latency computationGajanan Bhat
2014-08-08drm/i915: Polish the chv cmnlane resrt macrosVille Syrjälä
2014-08-08drm/i915: Parametrize VLV_DDL registersVille Syrjälä
2014-08-08drm/i915: Fill out the FWx watermark register definesVille Syrjälä
2014-08-08drm/i915: Add 180 degree sprite rotation supportVille Syrjälä
2014-08-08drm/i915: remove duplicate register definesPaulo Zanoni
2014-08-08drm/i915: Introduce FBC False Color for debug purposes.Rodrigo Vivi
2014-08-08drm/i915: Clarify CHV swing margin/deemph bitsVille Syrjälä
2014-08-08drm/i915: Add cdclk change support for chvVille Syrjälä
2014-08-08drm/i915: Add DP training pattern 3 for CHVVille Syrjälä
2014-08-08drm/i915: Add chv port D TX wellsVille Syrjälä
2014-08-08drm/i915: Add per-pipe power wells for chvVille Syrjälä
2014-08-08drm/i915: Add chv cmnlane power wellsVille Syrjälä
2014-08-07drm/i915: Fix drain latency precision multipler for VLVZhenyu Wang
2014-08-05Merge tag 'v3.16' into drm-nextDave Airlie
2014-07-29Merge remote-tracking branch 'airlied/drm-next' into drm-intel-nextDaniel Vetter
2014-07-21drm/i915: add some registers need for displayport MST support.Dave Airlie
2014-07-12drm/i915/chv: calculate rc6 residency correctlyMika Kuoppala
2014-07-11drm/i915: populate mem_freq/cz_clock for chvDeepak S
2014-07-10drm/i915: Switch to common shared dpll framework for WRPLLsDaniel Vetter
2014-07-10drm/i915: State readout support for WRPLLsDaniel Vetter
2014-07-10drm/i915: State readout and cross-checking for ddi_pll_selDaniel Vetter
2014-07-10drm/i915: Clean up WRPLL/SPLL #definesDaniel Vetter
2014-07-10drm/i915: fix D_COMP usage on BDWPaulo Zanoni
2014-07-09drm/i915: Don't clobber the GTT when it's within stolen memoryVille Syrjälä
2014-07-08drm/i915/vlv: WA for Turbo and RC6 to work together.Deepak S
2014-07-07drm/i915/bdw: implement semaphore waitBen Widawsky
2014-07-07drm/i915/bdw: implement semaphore signalBen Widawsky
2014-07-07drm/i915: Give names to the CCK_DISPLAY_CLOCK_CONTROL bitsVille Syrjälä
2014-06-18drm/i915: Add some L3 registers to the parser whitelistBrad Volkin
2014-06-16drm/i915: update BDW DDI buffer translationsPaulo Zanoni
2014-06-13drm/i915: BDW PSR: Add single frame update support.Rodrigo Vivi
generated by cgit (git 2.34.1) at 2025-05-28 10:13:56 +0000