summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_dp.c
AgeCommit message (Expand)Author
2018-07-13drm/i915: Nuke dev_priv->irq_port[]Ville Syrjälä
2018-07-13drm/i915: Rewrite mst suspend/resume in terms of encodersVille Syrjälä
2018-07-13drm/i915: Introduce for_each_intel_dp()Ville Syrjälä
2018-07-12drm/i915/psr: Remove useless function calls.Rodrigo Vivi
2018-06-26drm/i915/psr: Begin to handle PSR/PSR2 errors set by sinkJosé Roberto de Souza
2018-06-21drm/i915: remove check for aux irqLucas De Marchi
2018-06-15drm/i915: s/IS_G4X && !IS_GM45/IS_G45/Ville Syrjälä
2018-06-14drm/i915/dp: Add support for HBR3 and TPS4 during link trainingManasi Navare
2018-06-14drm/i915/icl: Add allowed DP rates for IcelakeManasi Navare
2018-06-14drm/i915: Turn off g4x DP port in .post_disable()Ville Syrjälä
2018-06-14drm/i915: Disallow interlaced modes on g4x DP outputsVille Syrjälä
2018-06-13drm/i915: Allow DBLSCAN user modes with eDP/LVDS/DSIVille Syrjälä
2018-06-12drm/i915/icl: DP_AUX_E is valid on ICL+James Ausmus
2018-05-24drm/i915/psr: Check for SET_POWER_CAPABLE bit at PSR init time.Dhinakaran Pandiyan
2018-05-23drm/i915: Allow eDP on port C in theoryVille Syrjälä
2018-05-23drm/i915: Clean up DP pipe select bitsVille Syrjälä
2018-05-22Revert "drm/i915/edp: Allow alternate fixed mode for eDP if available."Jani Nikula
2018-05-18drm/i915: Rename the remaining gen4 references to g4x in the DP codeVille Syrjälä
2018-05-18drm/i915: Rename SNB/IVB CPU eDP signal level funcsVille Syrjälä
2018-05-18drm/i915: Check for IVB instead of gen7 when we think about IVB CPU eDPVille Syrjälä
2018-05-18drm/i915: Use the same vswing->max_preemph mapping on HSW/BDW as on SKL+Ville Syrjälä
2018-05-18drm/i915: Use intel_ddi_dp_voltage_max() for HSW/BDW tooVille Syrjälä
2018-05-16drm/i915/dp: fix spelling mistakes: "seqeuncer" and "seqeuencer"Colin Ian King
2018-05-03drm/i915: Adjust eDP's logical vco in a reliable place.Rodrigo Vivi
2018-04-26drm/i915/dp: fix compliance test adjustmentsJani Nikula
2018-04-26drm/i915/dp: abstract link config selectionJani Nikula
2018-04-26drm/i915/dp: group link config limits in a structJani Nikula
2018-04-26drm/i915/dp: move eDP VBT bpp clamping code to intel_dp_compute_bpp()Jani Nikula
2018-04-26drm/i915/dp: abstract dp link config computation from the restJani Nikula
2018-04-26drm/i915/dp: move link_bw and rate_select debugging where usedJani Nikula
2018-04-26drm/i915/dp: remove stale comment about bw constantsJani Nikula
2018-03-16drm/i915: Kill the remaining CHV HBR2 leftoversVille Syrjälä
2018-03-09drm/i915: Remove unused DP_LINK_CHECK_TIMEOUTLyude Paul
2018-03-06drm/i915: Track whether the DP link is trained or notVille Syrjälä
2018-03-06drm/i915: Move SST DP link retraining into the ->post_hotplug() hookVille Syrjälä
2018-03-06drm/i915: Reinitialize sink scrambling/TMDS clock ratio on HPDVille Syrjälä
2018-03-02drm/i915: Deduplicate the code to fill the aux message headerVille Syrjälä
2018-03-02drm/i915: Keep the AKSV details in intel_dp_hdcp_write_an_aksv()Ville Syrjälä
2018-03-02drm/i915: s/intel_dp_aux_ch/intel_dp_aux_xfer/Ville Syrjälä
2018-03-01Merge drm-next into drm-intel-next-queued (this time for real)Joonas Lahtinen
2018-03-01drm/i915/dp: Add HBR3 rate (8.1 Gbps) to dp_rates arrayManasi Navare
2018-03-01Merge tag 'drm-intel-next-2018-02-21' of git://anongit.freedesktop.org/drm/dr...Dave Airlie
2018-02-28drm/i915/dp: move link rate arrays where they're usedJani Nikula
2018-02-28drm/i915: Consult aux_ch instead of port in ->get_aux_clock_divider()Ville Syrjälä
2018-02-28drm/i915: Enable VBT based BL control for DPMustamin B Mustaffa
2018-02-27drm/i915/dp: Move comment about hw timeout to the right place.Dhinakaran Pandiyan
2018-02-27drm/i915/dp: Remove redundant sleep after AUX transaction length check.Dhinakaran Pandiyan
2018-02-27drm/i915/psr: Extract PSR DPCD initialization and move it to intel_psr.cDhinakaran Pandiyan
2018-02-27drm/i915/dp: Fix the order of platforms for setting DP source ratesManasi Navare
2018-02-23drm/i915: Collect aux ch vfunc setup into intel_dp_aux_init()Ville Syrjälä
generated by cgit (git 2.34.1) at 2025-05-05 17:09:22 +0000