summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c
AgeCommit message (Expand)Author
2014-11-19drm/i915: Remove DRI1 ring accessors and APIChris Wilson
2014-11-19drm/i915/bdw: Pin the ringbuffer backing object to GGTT on-demandThomas Daniel
2014-11-14drm/i915: Initialize workarounds in logical ring mode tooMichel Thierry
2014-11-14drm/i915/chv: Add new workarounds for chvArun Siluvery
2014-11-14drm/i915/chv: Combine GEN8_ROW_CHICKEN w/aArun Siluvery
2014-11-14drm/i915/chv: Remove pre-production workaroundsArun Siluvery
2014-11-04drm/i915: Fix null pointer dereference in ring cleanup codeJohn Harrison
2014-11-04Merge tag 'drm-intel-next-2014-10-24' of git://anongit.freedesktop.org/drm-in...Dave Airlie
2014-10-28Merge tag 'drm-intel-next-2014-10-03-no-ppgtt' of git://anongit.freedesktop.o...Dave Airlie
2014-10-24drm/i915: Emit even number of dwords when emitting LRIsArun Siluvery
2014-10-24drm/i915: Build workaround list in ring initializationMika Kuoppala
2014-10-24drm/i915/bdw: Remove BDW preproduction W/As until C stepping.Rodrigo Vivi
2014-10-21Merge branch 'drm-intel-next-fixes' into drm-intel-nextDaniel Vetter
2014-10-14Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds
2014-09-30Merge branch 'topic/skl-stage1' into drm-intel-next-queuedDaniel Vetter
2014-09-30drm/i915/bdw: WaDisableFenceDestinationToSLMRodrigo Vivi
2014-09-29drm/i915: Minimize the huge amount of unecessary fbc sw cache clean.Rodrigo Vivi
2014-09-24drm/i915/skl: don't set the AsyncFlip performance mode for Gen9+Imre Deak
2014-09-24drm/i915/bdw: Cleanup pre prod workaroundsMika Kuoppala
2014-09-19drm/i915: Fix irq checks in ring->irq_get/put functionsDaniel Vetter
2014-09-19drm/i915: HSW always use GGTT selector for secure batchesChris Wilson
2014-09-16Merge tag 'drm-intel-next-2014-09-05' of git://anongit.freedesktop.org/drm-in...Dave Airlie
2014-09-16drm: backmerge tag 'v3.17-rc5' into drm-nextDave Airlie
2014-09-15drm/i915: Fix SRC_COPY width on 830/845gChris Wilson
2014-09-08drm/i915: Evict CS TLBs between batchesChris Wilson
2014-09-04drm/i915: Reset the HEAD pointer for the ring after writing STARTChris Wilson
2014-09-03drm/i915: Remove unneeded bracketsDamien Lespiau
2014-09-03drm/i915: Don't silently discard workaroundsDamien Lespiau
2014-09-03drm/i915: Don't overrun the intel_wa_regs arrayDamien Lespiau
2014-09-03drm/i915: Init some CHV workarounds via LRIs in ring->init_context()Ville Syrjälä
2014-09-03drm/i915/bdw: Export workaround data to debugfsArun Siluvery
2014-09-03drm/i915/bdw: Apply workarounds in render ring init functionArun Siluvery
2014-09-03drm/i915: FBC flush nuke for BDWRodrigo Vivi
2014-08-20drm/i915/bdw: Make sure gpu reset still works with ExeclistsOscar Mateo
2014-08-13drm/i915: Fix up checks for aliasing ppgttDaniel Vetter
2014-08-11drm/i915/bdw: GEN-specific logical ring emit flushOscar Mateo
2014-08-11drm/i915/bdw: New logical ring submission mechanismOscar Mateo
2014-08-11drm/i915/bdw: GEN-specific logical ring initOscar Mateo
2014-08-11drm/i915/bdw: Generic logical ring init and cleanupOscar Mateo
2014-08-11drm/i915/bdw: Add a context and an engine pointers to the ringbufferDaniel Vetter
2014-08-11drm/i915/bdw: Allocate ringbuffers for Logical Ring ContextsOscar Mateo
2014-08-11drm/i915: Double check ring is idle before declaring the GPU wedgedChris Wilson
2014-08-08drm/i915: No busy-loop wait_for in the ring init codeDaniel Vetter
2014-08-08drm/i915: read HEAD register back in init_ring_common() to enforce orderingJiri Kosina
2014-08-07drm/i915: Add the WaCsStallBeforeStateCacheInvalidate:bdw workaround.Kenneth Graunke
2014-08-07drm/i915: Refactor Broadwell PIPE_CONTROL emission into a helper.Kenneth Graunke
2014-07-23drm/i915: Use genX_ prefix for gt irq enable/disable functionsDaniel Vetter
2014-07-08drm/i915: HWS must be in the mappable region for g33Chris Wilson
2014-07-08drm/i915: Generalize ring_space to take a ringbufOscar Mateo
2014-07-08drm/i915: Extract ringbuffer destroy & generalize alloc to take a ringbufOscar Mateo
generated by cgit (git 2.34.1) at 2025-05-28 21:42:11 +0000