summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_runtime_pm.c
AgeCommit message (Expand)Author
2017-10-11drm/i915: Move rps.hw_lock to dev_priv and s/hw_lock/pcu_lockSagar Arun Kamble
2017-10-11drm/i915: Name i915_runtime_pm structure in dev_priv as "runtime_pm"Sagar Arun Kamble
2017-10-06drm/i915: Silence compiler warning for hsw_power_well_enable()Chris Wilson
2017-10-04drm/i915/cnl: Reprogram DMC firmware after S3/S4 resumeImre Deak
2017-09-22drm/i915: Rename global i915 to i915_modparamsMichal Wajdeczko
2017-08-22drm/i915/cnl: extract cnl_set_procmon_ref_valuesPaulo Zanoni
2017-08-22drm/i915/cnl: simplify cnl_procmon_values handlingPaulo Zanoni
2017-08-15drm/i915/hsw+: Add support for multiple power well regsImre Deak
2017-08-15drm/i915: Work around GCC anonymous union initialization bugImre Deak
2017-08-08drm/i915/cnl: Removing missing DDI_E bits from CNL.Rodrigo Vivi
2017-07-27drm/i915: cleanup the CHICKEN_MISC_2 (re)definitionsPaulo Zanoni
2017-07-27drm/i915: Gather all the power well->domain mappings to one placeImre Deak
2017-07-27drm/i915: Move hsw_power_well_enable() next to the rest of HSW helpersImre Deak
2017-07-27drm/i915/gen9+: Unify the HSW/BDW and GEN9+ power well helpersImre Deak
2017-07-27drm/i915/hsw+: Add has_fuses power well attributeImre Deak
2017-07-27drm/i915/hsw, bdw: Wait for the power well disabled stateImre Deak
2017-07-27drm/i915/hsw, bdw: Add irq_pipe_mask, has_vga power well attributesImre Deak
2017-07-27drm/i915/hsw+: Unify the hsw/bdw and gen9+ power well req/state macrosImre Deak
2017-07-27drm/i915/hsw, bdw: Split power well set to enable/disable helpersImre Deak
2017-07-27drm/i915/hsw, bdw: Remove redundant state check during power well togglingImre Deak
2017-07-27drm/i915/gen9+: Remove redundant state check during power well togglingImre Deak
2017-07-27drm/i915/gen9+: Remove redundant power well state assert during enablingImre Deak
2017-07-27drm/i915/bxt, glk: Give a proper name to the power well struct phy fieldImre Deak
2017-07-27drm/i915: Check for duplicated power well IDsImre Deak
2017-07-27drm/i915/hsw, bdw: Add an ID for the global display power wellImre Deak
2017-07-27drm/i915/gen2: Add an ID for the display pipes power wellImre Deak
2017-07-27drm/i915: Assign everywhere the always-on power well IDImre Deak
2017-07-27drm/i915: Unify power well ID enumsImre Deak
2017-07-27drm/i915/chv: Add unique power well ID for the pipe A power wellImre Deak
2017-07-10drm/i915/cnl: Add max allowed Cannonlake DC.Rodrigo Vivi
2017-07-06drm/i915/cnl: Fix comment about AUX IO power well enable/disableImre Deak
2017-07-06drm/i915/gen9+: Don't remove secondary power well requestsImre Deak
2017-07-06drm/i915/bxt, glk: Fix assert on conditions for DC9 enablingImre Deak
2017-07-06drm/i915/skl: Don't disable misc IO power well during display uninitImre Deak
2017-07-06drm/i915/gen9+: Add 10 us delay after power well 1/AUX IO pw disablingImre Deak
2017-06-15drm/i915: Add i830 "pipes power well"Ville Syrjälä
2017-06-12drm/i915/cnl: Implement CNL display init/unit sequenceVille Syrjälä
2017-06-07drm/i915/cnl: Also need power well sanitize.Rodrigo Vivi
2017-06-07drm/i915/cnl: Add power wells for CNLVille Syrjälä
2017-03-28drm/i915: WARN if the core runtime PM get helpers failImre Deak
2017-02-27drm/i915: Only enable DDI IO power domains after enabling DPLLAnder Conselvan de Oliveira
2017-02-27drm/i915/glk: Don't enable DDI IO power domains during initAnder Conselvan de Oliveira
2017-02-20drm/i915: Add power well SW/HW state verificationImre Deak
2017-02-20drm/i915: Preserve the state of power wells not explicitly enabledImre Deak
2017-02-20drm/i915/gen9: Fix clearing of the BIOS power well request registerImre Deak
2017-02-20drm/i915: Call the sync_hw hook for power wells without a domainImre Deak
2017-02-20drm/i915: Remove redundant toggling from the power well sync_hw hooksImre Deak
2017-02-10drm/i915: Make power domain masks 64 bit longAnder Conselvan de Oliveira
2017-02-08drm/i915: Start moving the cdclk stuff into a distinct state structureVille Syrjälä
2017-02-08drm/i915: s/get_display_clock_speed/get_cdclk/Ville Syrjälä
generated by cgit (git 2.34.1) at 2025-04-23 14:06:29 +0000