index
:
linux-arm.git
aarch64/hotplug-vcpu/head
aarch64/hotplug-vcpu/v6.5
aarch64/hotplug-vcpu/v6.6
aarch64/hotplug-vcpu/v6.6-rc1
aarch64/hotplug-vcpu/v6.6-rc5
aarch64/hotplug-vcpu/v6.6-rc6
aarch64/hotplug-vcpu/v6.6-rc7
aarch64/hotplug-vcpu/v6.7
aarch64/hotplug-vcpu/v6.7-rc1
aarch64/hotplug-vcpu/v6.7-rc2
aarch64/hotplug-vcpu/v6.7-rc3
aarch64/hotplug-vcpu/v6.7-rc4
aarch64/hotplug-vcpu/v6.7-rc5
aarch64/hotplug-vcpu/v6.8-rc2
aarch64/ktext/head
aarch64/ktext/v6.5
aarch64/ktext/v6.6-rc5
aarch64/ktext/v6.7
adfs
cex7
clearfog
clearfog-4.10
clearfog-4.11
clearfog-4.12
clearfog-4.13
clearfog-4.9
clkdev
csi-v6
devel-stable
drm-armada-devel
drm-armada-devel-4.15
drm-armada-fixes
drm-armada-fixes-4.15
drm-dwhdmi-devel
drm-etnaviv-devel
drm-tda9950-fixes
drm-tda998x-devel
drm-tda998x-fixes
fec-testing
fiq
fixes
fixes-sa1111
for-arm-soc
for-next
hb2
ktext
ktext-current
master
mcbin
mvneta
mvpp2
net-merged
net-next
net-queue
nmi
phy
rtc
sa1100
spectre
to-build
uaccess
vcpu-rmk
wl18xx
zii
Russell King's ARM Linux kernel tree
Russell King
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
irqchip
/
irq-sifive-plic.c
Age
Commit message (
Expand
)
Author
2022-03-14
Merge tag 'irqchip-5.18' of git://git.kernel.org/pub/scm/linux/kernel/git/maz...
Thomas Gleixner
2022-03-02
irqchip/sifive-plic: Disable S-mode IRQs if running in M-mode
Niklas Cassel
2022-03-02
irqchip/sifive-plic: Improve naming scheme for per context offsets
Niklas Cassel
2022-02-02
irqchip/sifive-plic: Add missing thead,c900-plic match string
Guo Ren
2021-11-12
irqchip/sifive-plic: Fixup EOI failed when masked
Guo Ren
2021-06-10
irqchip: Bulk conversion to generic_handle_domain_irq()
Marc Zyngier
2021-04-07
irqchip/sifive-plic: Mark two global variables __ro_after_init
Jisheng Zhang
2020-11-01
irqchip/sifive-plic: Fix chip_data access within a hierarchy
Greentime Hu
2020-10-25
irqchip/sifive-plic: Fix broken irq_set_affinity() callback
Greentime Hu
2020-06-09
irqchip: RISC-V per-HART local interrupt controller driver
Anup Patel
2020-06-09
RISC-V: Rename and move plic_find_hart_id() to arch directory
Anup Patel
2020-05-25
irqchip/sifive-plic: Improve boot prints for multiple PLIC instances
Anup Patel
2020-05-25
irqchip/sifive-plic: Setup cpuhp once after boot CPU handler is present
Anup Patel
2020-05-25
irqchip/sifive-plic: Set default irq affinity in plic_irqdomain_map()
Anup Patel
2020-05-18
irqchip/sifive-plic: Remove incorrect requirement about number of irq contexts
Wesley W. Terpstra
2020-04-17
irqchip/sifive-plic: Fix maximum priority threshold value
Atish Patra
2020-03-16
irqchip/sifive-plic: Add support for multiple PLICs
Atish Patra
2020-03-16
irqchip/sifive-plic: Enable/Disable external interrupts upon cpu online/offline
Atish Patra
2020-01-24
Merge tag 'irqchip-5.6' of git://git.kernel.org/pub/scm/linux/kernel/git/maz/...
Thomas Gleixner
2020-01-20
irqchip/sifive-plic: Support irq domain hierarchy
Yash Shah
2020-01-04
riscv: prefix IRQ_ macro names with an RV_ namespace
Paul Walmsley
2019-11-05
riscv: abstract out CSR names for supervisor vs machine mode
Christoph Hellwig
2019-10-25
Merge tag 'irqchip-fixes-5.4-2' of git://git.kernel.org/pub/scm/linux/kernel/...
Thomas Gleixner
2019-10-25
irqchip/sifive-plic: Skip contexts except supervisor in plic_init()
Alan Mikhak
2019-10-14
Merge tag 'irqchip-fixes-5.4-1' of git://git.kernel.org/pub/scm/linux/kernel/...
Thomas Gleixner
2019-09-18
irqchip/sifive-plic: Switch to fasteoi flow
Marc Zyngier
2019-09-05
irqchip/sifive-plic: set max threshold for ignored handlers
Christoph Hellwig
2019-02-21
irqchip/sifive-plic: Implement irq_set_affinity() for SMP host
Anup Patel
2019-02-21
irqchip/sifive-plic: Differentiate between PLIC handler and context
Anup Patel
2019-02-21
irqchip/sifive-plic: Add warning in plic_init() if handler already present
Anup Patel
2019-02-21
irqchip/sifive-plic: Pre-compute context hart base and enable base
Anup Patel
2019-02-14
irqchip/irq-sifive-plic: Check and continue in case of an invalid cpuid.
Atish Patra
2018-10-22
RISC-V: Use Linux logical CPU number instead of hartid
Atish Patra
2018-10-22
RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartid
Palmer Dabbelt
2018-08-13
irqchip: add a SiFive PLIC driver
Christoph Hellwig