summaryrefslogtreecommitdiff
path: root/include/drm/drm_cache.h
AgeCommit message (Expand)Author
2019-10-31MIPS: Loongson64: Rename CPU TYPESJiaxun Yang
2019-02-20drm: change func to better detect wether swiotlb is neededMichael D Labriola
2019-02-06drm: disable uncached DMA optimization for ARM and arm64Ard Biesheuvel
2018-02-13drm: add func to get max iomem address v2Chunming Zhou
2017-01-10drm: Move drm_clflush prototypes to drm_cache header fileGabriel Krisman Bertazi
2016-04-22drm: Loongson-3 doesn't fully support wc memoryHuacai Chen
2016-02-02drm: add helper to check for wc memory supportDave Airlie
2009-08-27drm/ttm: consolidate cache flushing code in one place.Dave Airlie