summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/clock/fixed-mmio-clock.yaml
blob: e22fc272d0231454c6201cfd2b9bbea730712beb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/fixed-mmio-clock.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Simple memory mapped IO fixed-rate clock sources

description:
  This binding describes a fixed-rate clock for which the frequency can
  be read from a single 32-bit memory mapped I/O register.

  It was designed for test systems, like FPGA, not for complete,
  finished SoCs.

maintainers:
  - Jan Kotas <jank@cadence.com>

properties:
  compatible:
    const: fixed-mmio-clock

  reg:
    maxItems: 1

  "#clock-cells":
    const: 0

  clock-output-names:
    maxItems: 1

required:
  - compatible
  - reg
  - "#clock-cells"

additionalProperties: false

examples:
  - |
    sysclock: sysclock@fd020004 {
      compatible = "fixed-mmio-clock";
      #clock-cells = <0>;
      reg = <0xfd020004 0x4>;
      clock-output-names = "sysclk";
    };
...