summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/clock/qcom,qdu1000-gcc.yaml
blob: 767a9d03aa3274be0af6f60d3489a895af92d4df (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/qcom,qdu1000-gcc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm Global Clock & Reset Controller for QDU1000 and QRU1000

maintainers:
  - Melody Olvera <quic_molvera@quicinc.com>

description: |
  Qualcomm global clock control module which supports the clocks, resets and
  power domains on QDU1000 and QRU1000

  See also:: include/dt-bindings/clock/qcom,qdu1000-gcc.h

properties:
  compatible:
    const: qcom,qdu1000-gcc

  clocks:
    items:
      - description: Board XO source
      - description: Sleep clock source
      - description: PCIE 0 Pipe clock source
      - description: PCIE 0 Phy Auxiliary clock source
      - description: USB3 Phy wrapper pipe clock source

required:
  - compatible
  - clocks

allOf:
  - $ref: qcom,gcc.yaml#

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,rpmh.h>
    clock-controller@100000 {
      compatible = "qcom,qdu1000-gcc";
      reg = <0x00100000 0x001f4200>;
      clocks = <&rpmhcc RPMH_CXO_CLK>, <&sleep_clk>,
               <&pcie_0_pipe_clk>, <&pcie_0_phy_aux_clk>,
               <&usb3_phy_wrapper_pipe_clk>;
      #clock-cells = <1>;
      #reset-cells = <1>;
      #power-domain-cells = <1>;
    };