summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/misc/nvidia,tegra186-misc.yaml
blob: cacb845868f446066514e145fcedf317a0e84cbc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/misc/nvidia,tegra186-misc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NVIDIA Tegra186 (and later) MISC register block

maintainers:
  - Thierry Reding <thierry.reding@gmail.com>
  - Jon Hunter <jonathanh@nvidia.com>

description: The MISC register block found on Tegra186 and later SoCs contains
  registers that can be used to identify a given chip and various strapping
  options.

properties:
  compatible:
    enum:
      - nvidia,tegra186-misc
      - nvidia,tegra194-misc
      - nvidia,tegra234-misc

  reg:
    items:
      - description: physical address and length of the registers which
          contain revision and debug features
      - description: physical address and length of the registers which
          indicate strapping options

additionalProperties: false

required:
  - compatible
  - reg

examples:
  - |
    misc@100000 {
        compatible = "nvidia,tegra186-misc";
        reg = <0x00100000 0xf000>,
              <0x0010f000 0x1000>;
    };