summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-ls1028a-qds-7777.dts
blob: eb6a1e674f10605ed67c664affb3a74dcaf7e486 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree fragment for LS1028A QDS board, serdes 7777
 *
 * Copyright 2019-2021 NXP
 *
 * Requires a LS1028A QDS board without lane B rework.
 * Requires a SCH-30841 card without lane A/C rewire and with a FW with muxing
 * disabled, plugged in slot 1.
 */

/dts-v1/;
/plugin/;

/ {
	fragment@0 {
		target = <&mdio_slot1>;

		__overlay__ {
			#address-cells = <1>;
			#size-cells = <0>;

			/* 4 ports on AQR412 */
			slot1_sxgmii0: ethernet-phy@0 {
				reg = <0x0>;
				compatible = "ethernet-phy-ieee802.3-c45";
			};

			slot1_sxgmii1: ethernet-phy@1 {
				reg = <0x1>;
				compatible = "ethernet-phy-ieee802.3-c45";
			};

			slot1_sxgmii2: ethernet-phy@2 {
				reg = <0x2>;
				compatible = "ethernet-phy-ieee802.3-c45";
			};

			slot1_sxgmii3: ethernet-phy@3 {
				reg = <0x3>;
				compatible = "ethernet-phy-ieee802.3-c45";
			};
		};
	};

	fragment@1 {
		target = <&mscc_felix_ports>;

		__overlay__ {
			port@0 {
				status = "okay";
				phy-handle = <&slot1_sxgmii0>;
				phy-mode = "2500base-x";
			};

			port@1 {
				status = "okay";
				phy-handle = <&slot1_sxgmii1>;
				phy-mode = "2500base-x";
			};

			port@2 {
				status = "okay";
				phy-handle = <&slot1_sxgmii2>;
				phy-mode = "2500base-x";
			};

			port@3 {
				status = "okay";
				phy-handle = <&slot1_sxgmii3>;
				phy-mode = "2500base-x";
			};
		};
	};

	fragment@2 {
		target = <&mscc_felix>;
		__overlay__ {
			status = "okay";
		};
	};
};