summaryrefslogtreecommitdiff
path: root/arch/blackfin/mach-bf561/include/mach/irq.h
blob: d6998520f70f77c4cefc5dd28a5e6546aeb88333 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
/*
 * Copyright 2005-2008 Analog Devices Inc.
 *
 * Licensed under the GPL-2 or later.
 */

#ifndef _BF561_IRQ_H_
#define _BF561_IRQ_H_

#include <mach-common/irq.h>

#define NR_PERI_INTS		(2 * 32)

#define IRQ_PLL_WAKEUP		BFIN_IRQ(0)	/* PLL Wakeup Interrupt */
#define IRQ_DMA1_ERROR		BFIN_IRQ(1)	/* DMA1   Error (general) */
#define IRQ_DMA_ERROR		IRQ_DMA1_ERROR	/* DMA1   Error (general) */
#define IRQ_DMA2_ERROR		BFIN_IRQ(2)	/* DMA2   Error (general) */
#define IRQ_IMDMA_ERROR		BFIN_IRQ(3)	/* IMDMA  Error Interrupt */
#define IRQ_PPI1_ERROR		BFIN_IRQ(4)	/* PPI1   Error Interrupt */
#define IRQ_PPI_ERROR		IRQ_PPI1_ERROR	/* PPI1   Error Interrupt */
#define IRQ_PPI2_ERROR		BFIN_IRQ(5)	/* PPI2   Error Interrupt */
#define IRQ_SPORT0_ERROR	BFIN_IRQ(6)	/* SPORT0 Error Interrupt */
#define IRQ_SPORT1_ERROR	BFIN_IRQ(7)	/* SPORT1 Error Interrupt */
#define IRQ_SPI_ERROR		BFIN_IRQ(8)	/* SPI    Error Interrupt */
#define IRQ_UART_ERROR		BFIN_IRQ(9)	/* UART   Error Interrupt */
#define IRQ_RESERVED_ERROR	BFIN_IRQ(10)	/* Reversed */
#define IRQ_DMA1_0		BFIN_IRQ(11)	/* DMA1 0  Interrupt(PPI1) */
#define IRQ_PPI			IRQ_DMA1_0	/* DMA1 0  Interrupt(PPI1) */
#define IRQ_PPI0		IRQ_DMA1_0	/* DMA1 0  Interrupt(PPI1) */
#define IRQ_DMA1_1		BFIN_IRQ(12)	/* DMA1 1  Interrupt(PPI2) */
#define IRQ_PPI1		IRQ_DMA1_1	/* DMA1 1  Interrupt(PPI2) */
#define IRQ_DMA1_2		BFIN_IRQ(13)	/* DMA1 2  Interrupt */
#define IRQ_DMA1_3		BFIN_IRQ(14)	/* DMA1 3  Interrupt */
#define IRQ_DMA1_4		BFIN_IRQ(15)	/* DMA1 4  Interrupt */
#define IRQ_DMA1_5		BFIN_IRQ(16)	/* DMA1 5  Interrupt */
#define IRQ_DMA1_6		BFIN_IRQ(17)	/* DMA1 6  Interrupt */
#define IRQ_DMA1_7		BFIN_IRQ(18)	/* DMA1 7  Interrupt */
#define IRQ_DMA1_8		BFIN_IRQ(19)	/* DMA1 8  Interrupt */
#define IRQ_DMA1_9		BFIN_IRQ(20)	/* DMA1 9  Interrupt */
#define IRQ_DMA1_10		BFIN_IRQ(21)	/* DMA1 10 Interrupt */
#define IRQ_DMA1_11		BFIN_IRQ(22)	/* DMA1 11 Interrupt */
#define IRQ_DMA2_0		BFIN_IRQ(23)	/* DMA2 0  (SPORT0 RX) */
#define IRQ_SPORT0_RX		IRQ_DMA2_0	/* DMA2 0  (SPORT0 RX) */
#define IRQ_DMA2_1		BFIN_IRQ(24)	/* DMA2 1  (SPORT0 TX) */
#define IRQ_SPORT0_TX		IRQ_DMA2_1	/* DMA2 1  (SPORT0 TX) */
#define IRQ_DMA2_2		BFIN_IRQ(25)	/* DMA2 2  (SPORT1 RX) */
#define IRQ_SPORT1_RX		IRQ_DMA2_2	/* DMA2 2  (SPORT1 RX) */
#define IRQ_DMA2_3		BFIN_IRQ(26)	/* DMA2 3  (SPORT2 TX) */
#define IRQ_SPORT1_TX		IRQ_DMA2_3	/* DMA2 3  (SPORT2 TX) */
#define IRQ_DMA2_4		BFIN_IRQ(27)	/* DMA2 4  (SPI) */
#define IRQ_SPI			IRQ_DMA2_4	/* DMA2 4  (SPI) */
#define IRQ_DMA2_5		BFIN_IRQ(28)	/* DMA2 5  (UART RX) */
#define IRQ_UART_RX		IRQ_DMA2_5	/* DMA2 5  (UART RX) */
#define IRQ_DMA2_6		BFIN_IRQ(29)	/* DMA2 6  (UART TX) */
#define IRQ_UART_TX		IRQ_DMA2_6	/* DMA2 6  (UART TX) */
#define IRQ_DMA2_7		BFIN_IRQ(30)	/* DMA2 7  Interrupt */
#define IRQ_DMA2_8		BFIN_IRQ(31)	/* DMA2 8  Interrupt */
#define IRQ_DMA2_9		BFIN_IRQ(32)	/* DMA2 9  Interrupt */
#define IRQ_DMA2_10		BFIN_IRQ(33)	/* DMA2 10 Interrupt */
#define IRQ_DMA2_11		BFIN_IRQ(34)	/* DMA2 11 Interrupt */
#define IRQ_TIMER0		BFIN_IRQ(35)	/* TIMER 0  Interrupt */
#define IRQ_TIMER1		BFIN_IRQ(36)	/* TIMER 1  Interrupt */
#define IRQ_TIMER2		BFIN_IRQ(37)	/* TIMER 2  Interrupt */
#define IRQ_TIMER3		BFIN_IRQ(38)	/* TIMER 3  Interrupt */
#define IRQ_TIMER4		BFIN_IRQ(39)	/* TIMER 4  Interrupt */
#define IRQ_TIMER5		BFIN_IRQ(40)	/* TIMER 5  Interrupt */
#define IRQ_TIMER6		BFIN_IRQ(41)	/* TIMER 6  Interrupt */
#define IRQ_TIMER7		BFIN_IRQ(42)	/* TIMER 7  Interrupt */
#define IRQ_TIMER8		BFIN_IRQ(43)	/* TIMER 8  Interrupt */
#define IRQ_TIMER9		BFIN_IRQ(44)	/* TIMER 9  Interrupt */
#define IRQ_TIMER10		BFIN_IRQ(45)	/* TIMER 10 Interrupt */
#define IRQ_TIMER11		BFIN_IRQ(46)	/* TIMER 11 Interrupt */
#define IRQ_PROG0_INTA		BFIN_IRQ(47)	/* Programmable Flags0 A (8) */
#define IRQ_PROG_INTA		IRQ_PROG0_INTA	/* Programmable Flags0 A (8) */
#define IRQ_PROG0_INTB		BFIN_IRQ(48)	/* Programmable Flags0 B (8) */
#define IRQ_PROG_INTB		IRQ_PROG0_INTB	/* Programmable Flags0 B (8) */
#define IRQ_PROG1_INTA		BFIN_IRQ(49)	/* Programmable Flags1 A (8) */
#define IRQ_PROG1_INTB		BFIN_IRQ(50)	/* Programmable Flags1 B (8) */
#define IRQ_PROG2_INTA		BFIN_IRQ(51)	/* Programmable Flags2 A (8) */
#define IRQ_PROG2_INTB		BFIN_IRQ(52)	/* Programmable Flags2 B (8) */
#define IRQ_DMA1_WRRD0		BFIN_IRQ(53)	/* MDMA1 0 write/read INT */
#define IRQ_DMA_WRRD0		IRQ_DMA1_WRRD0	/* MDMA1 0 write/read INT */
#define IRQ_MEM_DMA0		IRQ_DMA1_WRRD0
#define IRQ_DMA1_WRRD1		BFIN_IRQ(54)	/* MDMA1 1 write/read INT */
#define IRQ_DMA_WRRD1		IRQ_DMA1_WRRD1	/* MDMA1 1 write/read INT */
#define IRQ_MEM_DMA1		IRQ_DMA1_WRRD1
#define IRQ_DMA2_WRRD0		BFIN_IRQ(55)	/* MDMA2 0 write/read INT */
#define IRQ_MEM_DMA2		IRQ_DMA2_WRRD0
#define IRQ_DMA2_WRRD1		BFIN_IRQ(56)	/* MDMA2 1 write/read INT */
#define IRQ_MEM_DMA3		IRQ_DMA2_WRRD1
#define IRQ_IMDMA_WRRD0		BFIN_IRQ(57)	/* IMDMA 0 write/read INT */
#define IRQ_IMEM_DMA0		IRQ_IMDMA_WRRD0
#define IRQ_IMDMA_WRRD1		BFIN_IRQ(58)	/* IMDMA 1 write/read INT */
#define IRQ_IMEM_DMA1		IRQ_IMDMA_WRRD1
#define IRQ_WATCH		BFIN_IRQ(59)	/* Watch Dog Timer */
#define IRQ_RESERVED_1		BFIN_IRQ(60)	/* Reserved interrupt */
#define IRQ_RESERVED_2		BFIN_IRQ(61)	/* Reserved interrupt */
#define IRQ_SUPPLE_0		BFIN_IRQ(62)	/* Supplemental interrupt 0 */
#define IRQ_SUPPLE_1		BFIN_IRQ(63)	/* supplemental interrupt 1 */

#define SYS_IRQS		71

#define IRQ_PF0			73
#define IRQ_PF1			74
#define IRQ_PF2			75
#define IRQ_PF3			76
#define IRQ_PF4			77
#define IRQ_PF5			78
#define IRQ_PF6			79
#define IRQ_PF7			80
#define IRQ_PF8			81
#define IRQ_PF9			82
#define IRQ_PF10		83
#define IRQ_PF11		84
#define IRQ_PF12		85
#define IRQ_PF13		86
#define IRQ_PF14		87
#define IRQ_PF15		88
#define IRQ_PF16		89
#define IRQ_PF17		90
#define IRQ_PF18		91
#define IRQ_PF19		92
#define IRQ_PF20		93
#define IRQ_PF21		94
#define IRQ_PF22		95
#define IRQ_PF23		96
#define IRQ_PF24		97
#define IRQ_PF25		98
#define IRQ_PF26		99
#define IRQ_PF27		100
#define IRQ_PF28		101
#define IRQ_PF29		102
#define IRQ_PF30		103
#define IRQ_PF31		104
#define IRQ_PF32		105
#define IRQ_PF33		106
#define IRQ_PF34		107
#define IRQ_PF35		108
#define IRQ_PF36		109
#define IRQ_PF37		110
#define IRQ_PF38		111
#define IRQ_PF39		112
#define IRQ_PF40		113
#define IRQ_PF41		114
#define IRQ_PF42		115
#define IRQ_PF43		116
#define IRQ_PF44		117
#define IRQ_PF45		118
#define IRQ_PF46		119
#define IRQ_PF47		120

#define GPIO_IRQ_BASE		IRQ_PF0

#define NR_MACH_IRQS		(IRQ_PF47 + 1)

/* IAR0 BIT FIELDS */
#define IRQ_PLL_WAKEUP_POS	0
#define IRQ_DMA1_ERROR_POS	4
#define IRQ_DMA2_ERROR_POS	8
#define IRQ_IMDMA_ERROR_POS	12
#define IRQ_PPI0_ERROR_POS	16
#define IRQ_PPI1_ERROR_POS	20
#define IRQ_SPORT0_ERROR_POS	24
#define IRQ_SPORT1_ERROR_POS	28

/* IAR1 BIT FIELDS */
#define IRQ_SPI_ERROR_POS	0
#define IRQ_UART_ERROR_POS	4
#define IRQ_RESERVED_ERROR_POS	8
#define IRQ_DMA1_0_POS		12
#define IRQ_DMA1_1_POS		16
#define IRQ_DMA1_2_POS		20
#define IRQ_DMA1_3_POS		24
#define IRQ_DMA1_4_POS		28

/* IAR2 BIT FIELDS */
#define IRQ_DMA1_5_POS		0
#define IRQ_DMA1_6_POS		4
#define IRQ_DMA1_7_POS		8
#define IRQ_DMA1_8_POS		12
#define IRQ_DMA1_9_POS		16
#define IRQ_DMA1_10_POS		20
#define IRQ_DMA1_11_POS		24
#define IRQ_DMA2_0_POS		28

/* IAR3 BIT FIELDS */
#define IRQ_DMA2_1_POS		0
#define IRQ_DMA2_2_POS		4
#define IRQ_DMA2_3_POS		8
#define IRQ_DMA2_4_POS		12
#define IRQ_DMA2_5_POS		16
#define IRQ_DMA2_6_POS		20
#define IRQ_DMA2_7_POS		24
#define IRQ_DMA2_8_POS		28

/* IAR4 BIT FIELDS */
#define IRQ_DMA2_9_POS		0
#define IRQ_DMA2_10_POS		4
#define IRQ_DMA2_11_POS		8
#define IRQ_TIMER0_POS		12
#define IRQ_TIMER1_POS		16
#define IRQ_TIMER2_POS		20
#define IRQ_TIMER3_POS		24
#define IRQ_TIMER4_POS		28

/* IAR5 BIT FIELDS */
#define IRQ_TIMER5_POS		0
#define IRQ_TIMER6_POS		4
#define IRQ_TIMER7_POS		8
#define IRQ_TIMER8_POS		12
#define IRQ_TIMER9_POS		16
#define IRQ_TIMER10_POS		20
#define IRQ_TIMER11_POS		24
#define IRQ_PROG0_INTA_POS	28

/* IAR6 BIT FIELDS */
#define IRQ_PROG0_INTB_POS	0
#define IRQ_PROG1_INTA_POS	4
#define IRQ_PROG1_INTB_POS	8
#define IRQ_PROG2_INTA_POS	12
#define IRQ_PROG2_INTB_POS	16
#define IRQ_DMA1_WRRD0_POS	20
#define IRQ_DMA1_WRRD1_POS	24
#define IRQ_DMA2_WRRD0_POS	28

/* IAR7 BIT FIELDS */
#define IRQ_DMA2_WRRD1_POS	0
#define IRQ_IMDMA_WRRD0_POS	4
#define IRQ_IMDMA_WRRD1_POS	8
#define IRQ_WDTIMER_POS		12
#define IRQ_RESERVED_1_POS	16
#define IRQ_RESERVED_2_POS	20
#define IRQ_SUPPLE_0_POS	24
#define IRQ_SUPPLE_1_POS	28

#endif