summaryrefslogtreecommitdiff
path: root/arch/mips/include/asm/octeon/cvmx-mixx-defs.h
blob: 3155e6019dc83818ee90a5a33fe73b69c3b80c6f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
/***********************license start***************
 * Author: Cavium Networks
 *
 * Contact: support@caviumnetworks.com
 * This file is part of the OCTEON SDK
 *
 * Copyright (c) 2003-2012 Cavium Networks
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
 *
 * This file is distributed in the hope that it will be useful, but
 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 * NONINFRINGEMENT.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this file; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 * or visit http://www.gnu.org/licenses/.
 *
 * This file may also be available under a different license from Cavium.
 * Contact Cavium Networks for more information
 ***********************license end**************************************/

#ifndef __CVMX_MIXX_DEFS_H__
#define __CVMX_MIXX_DEFS_H__

#define CVMX_MIXX_BIST(offset) (CVMX_ADD_IO_SEG(0x0001070000100078ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_CTL(offset) (CVMX_ADD_IO_SEG(0x0001070000100020ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_INTENA(offset) (CVMX_ADD_IO_SEG(0x0001070000100050ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_IRCNT(offset) (CVMX_ADD_IO_SEG(0x0001070000100030ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_IRHWM(offset) (CVMX_ADD_IO_SEG(0x0001070000100028ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_IRING1(offset) (CVMX_ADD_IO_SEG(0x0001070000100010ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_IRING2(offset) (CVMX_ADD_IO_SEG(0x0001070000100018ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_ISR(offset) (CVMX_ADD_IO_SEG(0x0001070000100048ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_ORCNT(offset) (CVMX_ADD_IO_SEG(0x0001070000100040ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_ORHWM(offset) (CVMX_ADD_IO_SEG(0x0001070000100038ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_ORING1(offset) (CVMX_ADD_IO_SEG(0x0001070000100000ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_ORING2(offset) (CVMX_ADD_IO_SEG(0x0001070000100008ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_REMCNT(offset) (CVMX_ADD_IO_SEG(0x0001070000100058ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_TSCTL(offset) (CVMX_ADD_IO_SEG(0x0001070000100068ull) + ((offset) & 1) * 2048)
#define CVMX_MIXX_TSTAMP(offset) (CVMX_ADD_IO_SEG(0x0001070000100060ull) + ((offset) & 1) * 2048)

union cvmx_mixx_bist {
	uint64_t u64;
	struct cvmx_mixx_bist_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_6_63:58;
		uint64_t opfdat:1;
		uint64_t mrgdat:1;
		uint64_t mrqdat:1;
		uint64_t ipfdat:1;
		uint64_t irfdat:1;
		uint64_t orfdat:1;
#else
		uint64_t orfdat:1;
		uint64_t irfdat:1;
		uint64_t ipfdat:1;
		uint64_t mrqdat:1;
		uint64_t mrgdat:1;
		uint64_t opfdat:1;
		uint64_t reserved_6_63:58;
#endif
	} s;
	struct cvmx_mixx_bist_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_4_63:60;
		uint64_t mrqdat:1;
		uint64_t ipfdat:1;
		uint64_t irfdat:1;
		uint64_t orfdat:1;
#else
		uint64_t orfdat:1;
		uint64_t irfdat:1;
		uint64_t ipfdat:1;
		uint64_t mrqdat:1;
		uint64_t reserved_4_63:60;
#endif
	} cn52xx;
	struct cvmx_mixx_bist_cn52xx cn52xxp1;
	struct cvmx_mixx_bist_cn52xx cn56xx;
	struct cvmx_mixx_bist_cn52xx cn56xxp1;
	struct cvmx_mixx_bist_s cn61xx;
	struct cvmx_mixx_bist_s cn63xx;
	struct cvmx_mixx_bist_s cn63xxp1;
	struct cvmx_mixx_bist_s cn66xx;
	struct cvmx_mixx_bist_s cn68xx;
	struct cvmx_mixx_bist_s cn68xxp1;
};

union cvmx_mixx_ctl {
	uint64_t u64;
	struct cvmx_mixx_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_12_63:52;
		uint64_t ts_thresh:4;
		uint64_t crc_strip:1;
		uint64_t busy:1;
		uint64_t en:1;
		uint64_t reset:1;
		uint64_t lendian:1;
		uint64_t nbtarb:1;
		uint64_t mrq_hwm:2;
#else
		uint64_t mrq_hwm:2;
		uint64_t nbtarb:1;
		uint64_t lendian:1;
		uint64_t reset:1;
		uint64_t en:1;
		uint64_t busy:1;
		uint64_t crc_strip:1;
		uint64_t ts_thresh:4;
		uint64_t reserved_12_63:52;
#endif
	} s;
	struct cvmx_mixx_ctl_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t crc_strip:1;
		uint64_t busy:1;
		uint64_t en:1;
		uint64_t reset:1;
		uint64_t lendian:1;
		uint64_t nbtarb:1;
		uint64_t mrq_hwm:2;
#else
		uint64_t mrq_hwm:2;
		uint64_t nbtarb:1;
		uint64_t lendian:1;
		uint64_t reset:1;
		uint64_t en:1;
		uint64_t busy:1;
		uint64_t crc_strip:1;
		uint64_t reserved_8_63:56;
#endif
	} cn52xx;
	struct cvmx_mixx_ctl_cn52xx cn52xxp1;
	struct cvmx_mixx_ctl_cn52xx cn56xx;
	struct cvmx_mixx_ctl_cn52xx cn56xxp1;
	struct cvmx_mixx_ctl_s cn61xx;
	struct cvmx_mixx_ctl_s cn63xx;
	struct cvmx_mixx_ctl_s cn63xxp1;
	struct cvmx_mixx_ctl_s cn66xx;
	struct cvmx_mixx_ctl_s cn68xx;
	struct cvmx_mixx_ctl_s cn68xxp1;
};

union cvmx_mixx_intena {
	uint64_t u64;
	struct cvmx_mixx_intena_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t tsena:1;
		uint64_t orunena:1;
		uint64_t irunena:1;
		uint64_t data_drpena:1;
		uint64_t ithena:1;
		uint64_t othena:1;
		uint64_t ivfena:1;
		uint64_t ovfena:1;
#else
		uint64_t ovfena:1;
		uint64_t ivfena:1;
		uint64_t othena:1;
		uint64_t ithena:1;
		uint64_t data_drpena:1;
		uint64_t irunena:1;
		uint64_t orunena:1;
		uint64_t tsena:1;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_mixx_intena_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_7_63:57;
		uint64_t orunena:1;
		uint64_t irunena:1;
		uint64_t data_drpena:1;
		uint64_t ithena:1;
		uint64_t othena:1;
		uint64_t ivfena:1;
		uint64_t ovfena:1;
#else
		uint64_t ovfena:1;
		uint64_t ivfena:1;
		uint64_t othena:1;
		uint64_t ithena:1;
		uint64_t data_drpena:1;
		uint64_t irunena:1;
		uint64_t orunena:1;
		uint64_t reserved_7_63:57;
#endif
	} cn52xx;
	struct cvmx_mixx_intena_cn52xx cn52xxp1;
	struct cvmx_mixx_intena_cn52xx cn56xx;
	struct cvmx_mixx_intena_cn52xx cn56xxp1;
	struct cvmx_mixx_intena_s cn61xx;
	struct cvmx_mixx_intena_s cn63xx;
	struct cvmx_mixx_intena_s cn63xxp1;
	struct cvmx_mixx_intena_s cn66xx;
	struct cvmx_mixx_intena_s cn68xx;
	struct cvmx_mixx_intena_s cn68xxp1;
};

union cvmx_mixx_ircnt {
	uint64_t u64;
	struct cvmx_mixx_ircnt_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_20_63:44;
		uint64_t ircnt:20;
#else
		uint64_t ircnt:20;
		uint64_t reserved_20_63:44;
#endif
	} s;
	struct cvmx_mixx_ircnt_s cn52xx;
	struct cvmx_mixx_ircnt_s cn52xxp1;
	struct cvmx_mixx_ircnt_s cn56xx;
	struct cvmx_mixx_ircnt_s cn56xxp1;
	struct cvmx_mixx_ircnt_s cn61xx;
	struct cvmx_mixx_ircnt_s cn63xx;
	struct cvmx_mixx_ircnt_s cn63xxp1;
	struct cvmx_mixx_ircnt_s cn66xx;
	struct cvmx_mixx_ircnt_s cn68xx;
	struct cvmx_mixx_ircnt_s cn68xxp1;
};

union cvmx_mixx_irhwm {
	uint64_t u64;
	struct cvmx_mixx_irhwm_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_40_63:24;
		uint64_t ibplwm:20;
		uint64_t irhwm:20;
#else
		uint64_t irhwm:20;
		uint64_t ibplwm:20;
		uint64_t reserved_40_63:24;
#endif
	} s;
	struct cvmx_mixx_irhwm_s cn52xx;
	struct cvmx_mixx_irhwm_s cn52xxp1;
	struct cvmx_mixx_irhwm_s cn56xx;
	struct cvmx_mixx_irhwm_s cn56xxp1;
	struct cvmx_mixx_irhwm_s cn61xx;
	struct cvmx_mixx_irhwm_s cn63xx;
	struct cvmx_mixx_irhwm_s cn63xxp1;
	struct cvmx_mixx_irhwm_s cn66xx;
	struct cvmx_mixx_irhwm_s cn68xx;
	struct cvmx_mixx_irhwm_s cn68xxp1;
};

union cvmx_mixx_iring1 {
	uint64_t u64;
	struct cvmx_mixx_iring1_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_60_63:4;
		uint64_t isize:20;
		uint64_t ibase:37;
		uint64_t reserved_0_2:3;
#else
		uint64_t reserved_0_2:3;
		uint64_t ibase:37;
		uint64_t isize:20;
		uint64_t reserved_60_63:4;
#endif
	} s;
	struct cvmx_mixx_iring1_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_60_63:4;
		uint64_t isize:20;
		uint64_t reserved_36_39:4;
		uint64_t ibase:33;
		uint64_t reserved_0_2:3;
#else
		uint64_t reserved_0_2:3;
		uint64_t ibase:33;
		uint64_t reserved_36_39:4;
		uint64_t isize:20;
		uint64_t reserved_60_63:4;
#endif
	} cn52xx;
	struct cvmx_mixx_iring1_cn52xx cn52xxp1;
	struct cvmx_mixx_iring1_cn52xx cn56xx;
	struct cvmx_mixx_iring1_cn52xx cn56xxp1;
	struct cvmx_mixx_iring1_s cn61xx;
	struct cvmx_mixx_iring1_s cn63xx;
	struct cvmx_mixx_iring1_s cn63xxp1;
	struct cvmx_mixx_iring1_s cn66xx;
	struct cvmx_mixx_iring1_s cn68xx;
	struct cvmx_mixx_iring1_s cn68xxp1;
};

union cvmx_mixx_iring2 {
	uint64_t u64;
	struct cvmx_mixx_iring2_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_52_63:12;
		uint64_t itlptr:20;
		uint64_t reserved_20_31:12;
		uint64_t idbell:20;
#else
		uint64_t idbell:20;
		uint64_t reserved_20_31:12;
		uint64_t itlptr:20;
		uint64_t reserved_52_63:12;
#endif
	} s;
	struct cvmx_mixx_iring2_s cn52xx;
	struct cvmx_mixx_iring2_s cn52xxp1;
	struct cvmx_mixx_iring2_s cn56xx;
	struct cvmx_mixx_iring2_s cn56xxp1;
	struct cvmx_mixx_iring2_s cn61xx;
	struct cvmx_mixx_iring2_s cn63xx;
	struct cvmx_mixx_iring2_s cn63xxp1;
	struct cvmx_mixx_iring2_s cn66xx;
	struct cvmx_mixx_iring2_s cn68xx;
	struct cvmx_mixx_iring2_s cn68xxp1;
};

union cvmx_mixx_isr {
	uint64_t u64;
	struct cvmx_mixx_isr_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t ts:1;
		uint64_t orun:1;
		uint64_t irun:1;
		uint64_t data_drp:1;
		uint64_t irthresh:1;
		uint64_t orthresh:1;
		uint64_t idblovf:1;
		uint64_t odblovf:1;
#else
		uint64_t odblovf:1;
		uint64_t idblovf:1;
		uint64_t orthresh:1;
		uint64_t irthresh:1;
		uint64_t data_drp:1;
		uint64_t irun:1;
		uint64_t orun:1;
		uint64_t ts:1;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_mixx_isr_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_7_63:57;
		uint64_t orun:1;
		uint64_t irun:1;
		uint64_t data_drp:1;
		uint64_t irthresh:1;
		uint64_t orthresh:1;
		uint64_t idblovf:1;
		uint64_t odblovf:1;
#else
		uint64_t odblovf:1;
		uint64_t idblovf:1;
		uint64_t orthresh:1;
		uint64_t irthresh:1;
		uint64_t data_drp:1;
		uint64_t irun:1;
		uint64_t orun:1;
		uint64_t reserved_7_63:57;
#endif
	} cn52xx;
	struct cvmx_mixx_isr_cn52xx cn52xxp1;
	struct cvmx_mixx_isr_cn52xx cn56xx;
	struct cvmx_mixx_isr_cn52xx cn56xxp1;
	struct cvmx_mixx_isr_s cn61xx;
	struct cvmx_mixx_isr_s cn63xx;
	struct cvmx_mixx_isr_s cn63xxp1;
	struct cvmx_mixx_isr_s cn66xx;
	struct cvmx_mixx_isr_s cn68xx;
	struct cvmx_mixx_isr_s cn68xxp1;
};

union cvmx_mixx_orcnt {
	uint64_t u64;
	struct cvmx_mixx_orcnt_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_20_63:44;
		uint64_t orcnt:20;
#else
		uint64_t orcnt:20;
		uint64_t reserved_20_63:44;
#endif
	} s;
	struct cvmx_mixx_orcnt_s cn52xx;
	struct cvmx_mixx_orcnt_s cn52xxp1;
	struct cvmx_mixx_orcnt_s cn56xx;
	struct cvmx_mixx_orcnt_s cn56xxp1;
	struct cvmx_mixx_orcnt_s cn61xx;
	struct cvmx_mixx_orcnt_s cn63xx;
	struct cvmx_mixx_orcnt_s cn63xxp1;
	struct cvmx_mixx_orcnt_s cn66xx;
	struct cvmx_mixx_orcnt_s cn68xx;
	struct cvmx_mixx_orcnt_s cn68xxp1;
};

union cvmx_mixx_orhwm {
	uint64_t u64;
	struct cvmx_mixx_orhwm_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_20_63:44;
		uint64_t orhwm:20;
#else
		uint64_t orhwm:20;
		uint64_t reserved_20_63:44;
#endif
	} s;
	struct cvmx_mixx_orhwm_s cn52xx;
	struct cvmx_mixx_orhwm_s cn52xxp1;
	struct cvmx_mixx_orhwm_s cn56xx;
	struct cvmx_mixx_orhwm_s cn56xxp1;
	struct cvmx_mixx_orhwm_s cn61xx;
	struct cvmx_mixx_orhwm_s cn63xx;
	struct cvmx_mixx_orhwm_s cn63xxp1;
	struct cvmx_mixx_orhwm_s cn66xx;
	struct cvmx_mixx_orhwm_s cn68xx;
	struct cvmx_mixx_orhwm_s cn68xxp1;
};

union cvmx_mixx_oring1 {
	uint64_t u64;
	struct cvmx_mixx_oring1_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_60_63:4;
		uint64_t osize:20;
		uint64_t obase:37;
		uint64_t reserved_0_2:3;
#else
		uint64_t reserved_0_2:3;
		uint64_t obase:37;
		uint64_t osize:20;
		uint64_t reserved_60_63:4;
#endif
	} s;
	struct cvmx_mixx_oring1_cn52xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_60_63:4;
		uint64_t osize:20;
		uint64_t reserved_36_39:4;
		uint64_t obase:33;
		uint64_t reserved_0_2:3;
#else
		uint64_t reserved_0_2:3;
		uint64_t obase:33;
		uint64_t reserved_36_39:4;
		uint64_t osize:20;
		uint64_t reserved_60_63:4;
#endif
	} cn52xx;
	struct cvmx_mixx_oring1_cn52xx cn52xxp1;
	struct cvmx_mixx_oring1_cn52xx cn56xx;
	struct cvmx_mixx_oring1_cn52xx cn56xxp1;
	struct cvmx_mixx_oring1_s cn61xx;
	struct cvmx_mixx_oring1_s cn63xx;
	struct cvmx_mixx_oring1_s cn63xxp1;
	struct cvmx_mixx_oring1_s cn66xx;
	struct cvmx_mixx_oring1_s cn68xx;
	struct cvmx_mixx_oring1_s cn68xxp1;
};

union cvmx_mixx_oring2 {
	uint64_t u64;
	struct cvmx_mixx_oring2_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_52_63:12;
		uint64_t otlptr:20;
		uint64_t reserved_20_31:12;
		uint64_t odbell:20;
#else
		uint64_t odbell:20;
		uint64_t reserved_20_31:12;
		uint64_t otlptr:20;
		uint64_t reserved_52_63:12;
#endif
	} s;
	struct cvmx_mixx_oring2_s cn52xx;
	struct cvmx_mixx_oring2_s cn52xxp1;
	struct cvmx_mixx_oring2_s cn56xx;
	struct cvmx_mixx_oring2_s cn56xxp1;
	struct cvmx_mixx_oring2_s cn61xx;
	struct cvmx_mixx_oring2_s cn63xx;
	struct cvmx_mixx_oring2_s cn63xxp1;
	struct cvmx_mixx_oring2_s cn66xx;
	struct cvmx_mixx_oring2_s cn68xx;
	struct cvmx_mixx_oring2_s cn68xxp1;
};

union cvmx_mixx_remcnt {
	uint64_t u64;
	struct cvmx_mixx_remcnt_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_52_63:12;
		uint64_t iremcnt:20;
		uint64_t reserved_20_31:12;
		uint64_t oremcnt:20;
#else
		uint64_t oremcnt:20;
		uint64_t reserved_20_31:12;
		uint64_t iremcnt:20;
		uint64_t reserved_52_63:12;
#endif
	} s;
	struct cvmx_mixx_remcnt_s cn52xx;
	struct cvmx_mixx_remcnt_s cn52xxp1;
	struct cvmx_mixx_remcnt_s cn56xx;
	struct cvmx_mixx_remcnt_s cn56xxp1;
	struct cvmx_mixx_remcnt_s cn61xx;
	struct cvmx_mixx_remcnt_s cn63xx;
	struct cvmx_mixx_remcnt_s cn63xxp1;
	struct cvmx_mixx_remcnt_s cn66xx;
	struct cvmx_mixx_remcnt_s cn68xx;
	struct cvmx_mixx_remcnt_s cn68xxp1;
};

union cvmx_mixx_tsctl {
	uint64_t u64;
	struct cvmx_mixx_tsctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_21_63:43;
		uint64_t tsavl:5;
		uint64_t reserved_13_15:3;
		uint64_t tstot:5;
		uint64_t reserved_5_7:3;
		uint64_t tscnt:5;
#else
		uint64_t tscnt:5;
		uint64_t reserved_5_7:3;
		uint64_t tstot:5;
		uint64_t reserved_13_15:3;
		uint64_t tsavl:5;
		uint64_t reserved_21_63:43;
#endif
	} s;
	struct cvmx_mixx_tsctl_s cn61xx;
	struct cvmx_mixx_tsctl_s cn63xx;
	struct cvmx_mixx_tsctl_s cn63xxp1;
	struct cvmx_mixx_tsctl_s cn66xx;
	struct cvmx_mixx_tsctl_s cn68xx;
	struct cvmx_mixx_tsctl_s cn68xxp1;
};

union cvmx_mixx_tstamp {
	uint64_t u64;
	struct cvmx_mixx_tstamp_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t tstamp:64;
#else
		uint64_t tstamp:64;
#endif
	} s;
	struct cvmx_mixx_tstamp_s cn61xx;
	struct cvmx_mixx_tstamp_s cn63xx;
	struct cvmx_mixx_tstamp_s cn63xxp1;
	struct cvmx_mixx_tstamp_s cn66xx;
	struct cvmx_mixx_tstamp_s cn68xx;
	struct cvmx_mixx_tstamp_s cn68xxp1;
};

#endif