summaryrefslogtreecommitdiff
path: root/arch/mips/include/asm/octeon/cvmx-pciercx-defs.h
blob: e2dce1acf029e571be9092c60f396deb58f9f155 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
/***********************license start***************
 * Author: Cavium Networks
 *
 * Contact: support@caviumnetworks.com
 * This file is part of the OCTEON SDK
 *
 * Copyright (c) 2003-2017 Cavium, Inc.
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
 *
 * This file is distributed in the hope that it will be useful, but
 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 * NONINFRINGEMENT.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this file; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 * or visit http://www.gnu.org/licenses/.
 *
 * This file may also be available under a different license from Cavium.
 * Contact Cavium Networks for more information
 ***********************license end**************************************/

#ifndef __CVMX_PCIERCX_DEFS_H__
#define __CVMX_PCIERCX_DEFS_H__

#include <uapi/asm/bitfield.h>

#define CVMX_PCIERCX_CFG001(block_id) (0x0000000000000004ull)
#define CVMX_PCIERCX_CFG006(block_id) (0x0000000000000018ull)
#define CVMX_PCIERCX_CFG008(block_id) (0x0000000000000020ull)
#define CVMX_PCIERCX_CFG009(block_id) (0x0000000000000024ull)
#define CVMX_PCIERCX_CFG010(block_id) (0x0000000000000028ull)
#define CVMX_PCIERCX_CFG011(block_id) (0x000000000000002Cull)
#define CVMX_PCIERCX_CFG030(block_id) (0x0000000000000078ull)
#define CVMX_PCIERCX_CFG031(block_id) (0x000000000000007Cull)
#define CVMX_PCIERCX_CFG032(block_id) (0x0000000000000080ull)
#define CVMX_PCIERCX_CFG034(block_id) (0x0000000000000088ull)
#define CVMX_PCIERCX_CFG035(block_id) (0x000000000000008Cull)
#define CVMX_PCIERCX_CFG040(block_id) (0x00000000000000A0ull)
#define CVMX_PCIERCX_CFG066(block_id) (0x0000000000000108ull)
#define CVMX_PCIERCX_CFG069(block_id) (0x0000000000000114ull)
#define CVMX_PCIERCX_CFG070(block_id) (0x0000000000000118ull)
#define CVMX_PCIERCX_CFG075(block_id) (0x000000000000012Cull)
#define CVMX_PCIERCX_CFG448(block_id) (0x0000000000000700ull)
#define CVMX_PCIERCX_CFG452(block_id) (0x0000000000000710ull)
#define CVMX_PCIERCX_CFG455(block_id) (0x000000000000071Cull)
#define CVMX_PCIERCX_CFG515(block_id) (0x000000000000080Cull)

union cvmx_pciercx_cfg001 {
	uint32_t u32;
	struct cvmx_pciercx_cfg001_s {
		__BITFIELD_FIELD(uint32_t dpe:1,
		__BITFIELD_FIELD(uint32_t sse:1,
		__BITFIELD_FIELD(uint32_t rma:1,
		__BITFIELD_FIELD(uint32_t rta:1,
		__BITFIELD_FIELD(uint32_t sta:1,
		__BITFIELD_FIELD(uint32_t devt:2,
		__BITFIELD_FIELD(uint32_t mdpe:1,
		__BITFIELD_FIELD(uint32_t fbb:1,
		__BITFIELD_FIELD(uint32_t reserved_22_22:1,
		__BITFIELD_FIELD(uint32_t m66:1,
		__BITFIELD_FIELD(uint32_t cl:1,
		__BITFIELD_FIELD(uint32_t i_stat:1,
		__BITFIELD_FIELD(uint32_t reserved_11_18:8,
		__BITFIELD_FIELD(uint32_t i_dis:1,
		__BITFIELD_FIELD(uint32_t fbbe:1,
		__BITFIELD_FIELD(uint32_t see:1,
		__BITFIELD_FIELD(uint32_t ids_wcc:1,
		__BITFIELD_FIELD(uint32_t per:1,
		__BITFIELD_FIELD(uint32_t vps:1,
		__BITFIELD_FIELD(uint32_t mwice:1,
		__BITFIELD_FIELD(uint32_t scse:1,
		__BITFIELD_FIELD(uint32_t me:1,
		__BITFIELD_FIELD(uint32_t msae:1,
		__BITFIELD_FIELD(uint32_t isae:1,
		;))))))))))))))))))))))))
	} s;
};

union cvmx_pciercx_cfg006 {
	uint32_t u32;
	struct cvmx_pciercx_cfg006_s {
		__BITFIELD_FIELD(uint32_t slt:8,
		__BITFIELD_FIELD(uint32_t subbnum:8,
		__BITFIELD_FIELD(uint32_t sbnum:8,
		__BITFIELD_FIELD(uint32_t pbnum:8,
		;))))
	} s;
};

union cvmx_pciercx_cfg008 {
	uint32_t u32;
	struct cvmx_pciercx_cfg008_s {
		__BITFIELD_FIELD(uint32_t ml_addr:12,
		__BITFIELD_FIELD(uint32_t reserved_16_19:4,
		__BITFIELD_FIELD(uint32_t mb_addr:12,
		__BITFIELD_FIELD(uint32_t reserved_0_3:4,
		;))))
	} s;
};

union cvmx_pciercx_cfg009 {
	uint32_t u32;
	struct cvmx_pciercx_cfg009_s {
		__BITFIELD_FIELD(uint32_t lmem_limit:12,
		__BITFIELD_FIELD(uint32_t reserved_17_19:3,
		__BITFIELD_FIELD(uint32_t mem64b:1,
		__BITFIELD_FIELD(uint32_t lmem_base:12,
		__BITFIELD_FIELD(uint32_t reserved_1_3:3,
		__BITFIELD_FIELD(uint32_t mem64a:1,
		;))))))
	} s;
};

union cvmx_pciercx_cfg010 {
	uint32_t u32;
	struct cvmx_pciercx_cfg010_s {
		uint32_t umem_base;
	} s;
};

union cvmx_pciercx_cfg011 {
	uint32_t u32;
	struct cvmx_pciercx_cfg011_s {
		uint32_t umem_limit;
	} s;
};

union cvmx_pciercx_cfg030 {
	uint32_t u32;
	struct cvmx_pciercx_cfg030_s {
		__BITFIELD_FIELD(uint32_t reserved_22_31:10,
		__BITFIELD_FIELD(uint32_t tp:1,
		__BITFIELD_FIELD(uint32_t ap_d:1,
		__BITFIELD_FIELD(uint32_t ur_d:1,
		__BITFIELD_FIELD(uint32_t fe_d:1,
		__BITFIELD_FIELD(uint32_t nfe_d:1,
		__BITFIELD_FIELD(uint32_t ce_d:1,
		__BITFIELD_FIELD(uint32_t reserved_15_15:1,
		__BITFIELD_FIELD(uint32_t mrrs:3,
		__BITFIELD_FIELD(uint32_t ns_en:1,
		__BITFIELD_FIELD(uint32_t ap_en:1,
		__BITFIELD_FIELD(uint32_t pf_en:1,
		__BITFIELD_FIELD(uint32_t etf_en:1,
		__BITFIELD_FIELD(uint32_t mps:3,
		__BITFIELD_FIELD(uint32_t ro_en:1,
		__BITFIELD_FIELD(uint32_t ur_en:1,
		__BITFIELD_FIELD(uint32_t fe_en:1,
		__BITFIELD_FIELD(uint32_t nfe_en:1,
		__BITFIELD_FIELD(uint32_t ce_en:1,
		;)))))))))))))))))))
	} s;
};

union cvmx_pciercx_cfg031 {
	uint32_t u32;
	struct cvmx_pciercx_cfg031_s {
		__BITFIELD_FIELD(uint32_t pnum:8,
		__BITFIELD_FIELD(uint32_t reserved_23_23:1,
		__BITFIELD_FIELD(uint32_t aspm:1,
		__BITFIELD_FIELD(uint32_t lbnc:1,
		__BITFIELD_FIELD(uint32_t dllarc:1,
		__BITFIELD_FIELD(uint32_t sderc:1,
		__BITFIELD_FIELD(uint32_t cpm:1,
		__BITFIELD_FIELD(uint32_t l1el:3,
		__BITFIELD_FIELD(uint32_t l0el:3,
		__BITFIELD_FIELD(uint32_t aslpms:2,
		__BITFIELD_FIELD(uint32_t mlw:6,
		__BITFIELD_FIELD(uint32_t mls:4,
		;))))))))))))
	} s;
};

union cvmx_pciercx_cfg032 {
	uint32_t u32;
	struct cvmx_pciercx_cfg032_s {
		__BITFIELD_FIELD(uint32_t lab:1,
		__BITFIELD_FIELD(uint32_t lbm:1,
		__BITFIELD_FIELD(uint32_t dlla:1,
		__BITFIELD_FIELD(uint32_t scc:1,
		__BITFIELD_FIELD(uint32_t lt:1,
		__BITFIELD_FIELD(uint32_t reserved_26_26:1,
		__BITFIELD_FIELD(uint32_t nlw:6,
		__BITFIELD_FIELD(uint32_t ls:4,
		__BITFIELD_FIELD(uint32_t reserved_12_15:4,
		__BITFIELD_FIELD(uint32_t lab_int_enb:1,
		__BITFIELD_FIELD(uint32_t lbm_int_enb:1,
		__BITFIELD_FIELD(uint32_t hawd:1,
		__BITFIELD_FIELD(uint32_t ecpm:1,
		__BITFIELD_FIELD(uint32_t es:1,
		__BITFIELD_FIELD(uint32_t ccc:1,
		__BITFIELD_FIELD(uint32_t rl:1,
		__BITFIELD_FIELD(uint32_t ld:1,
		__BITFIELD_FIELD(uint32_t rcb:1,
		__BITFIELD_FIELD(uint32_t reserved_2_2:1,
		__BITFIELD_FIELD(uint32_t aslpc:2,
		;))))))))))))))))))))
	} s;
};

union cvmx_pciercx_cfg034 {
	uint32_t u32;
	struct cvmx_pciercx_cfg034_s {
		__BITFIELD_FIELD(uint32_t reserved_25_31:7,
		__BITFIELD_FIELD(uint32_t dlls_c:1,
		__BITFIELD_FIELD(uint32_t emis:1,
		__BITFIELD_FIELD(uint32_t pds:1,
		__BITFIELD_FIELD(uint32_t mrlss:1,
		__BITFIELD_FIELD(uint32_t ccint_d:1,
		__BITFIELD_FIELD(uint32_t pd_c:1,
		__BITFIELD_FIELD(uint32_t mrls_c:1,
		__BITFIELD_FIELD(uint32_t pf_d:1,
		__BITFIELD_FIELD(uint32_t abp_d:1,
		__BITFIELD_FIELD(uint32_t reserved_13_15:3,
		__BITFIELD_FIELD(uint32_t dlls_en:1,
		__BITFIELD_FIELD(uint32_t emic:1,
		__BITFIELD_FIELD(uint32_t pcc:1,
		__BITFIELD_FIELD(uint32_t pic:1,
		__BITFIELD_FIELD(uint32_t aic:1,
		__BITFIELD_FIELD(uint32_t hpint_en:1,
		__BITFIELD_FIELD(uint32_t ccint_en:1,
		__BITFIELD_FIELD(uint32_t pd_en:1,
		__BITFIELD_FIELD(uint32_t mrls_en:1,
		__BITFIELD_FIELD(uint32_t pf_en:1,
		__BITFIELD_FIELD(uint32_t abp_en:1,
		;))))))))))))))))))))))
	} s;
};

union cvmx_pciercx_cfg035 {
	uint32_t u32;
	struct cvmx_pciercx_cfg035_s {
		__BITFIELD_FIELD(uint32_t reserved_17_31:15,
		__BITFIELD_FIELD(uint32_t crssv:1,
		__BITFIELD_FIELD(uint32_t reserved_5_15:11,
		__BITFIELD_FIELD(uint32_t crssve:1,
		__BITFIELD_FIELD(uint32_t pmeie:1,
		__BITFIELD_FIELD(uint32_t sefee:1,
		__BITFIELD_FIELD(uint32_t senfee:1,
		__BITFIELD_FIELD(uint32_t secee:1,
		;))))))))
	} s;
};

union cvmx_pciercx_cfg040 {
	uint32_t u32;
	struct cvmx_pciercx_cfg040_s {
		__BITFIELD_FIELD(uint32_t reserved_22_31:10,
		__BITFIELD_FIELD(uint32_t ler:1,
		__BITFIELD_FIELD(uint32_t ep3s:1,
		__BITFIELD_FIELD(uint32_t ep2s:1,
		__BITFIELD_FIELD(uint32_t ep1s:1,
		__BITFIELD_FIELD(uint32_t eqc:1,
		__BITFIELD_FIELD(uint32_t cdl:1,
		__BITFIELD_FIELD(uint32_t cde:4,
		__BITFIELD_FIELD(uint32_t csos:1,
		__BITFIELD_FIELD(uint32_t emc:1,
		__BITFIELD_FIELD(uint32_t tm:3,
		__BITFIELD_FIELD(uint32_t sde:1,
		__BITFIELD_FIELD(uint32_t hasd:1,
		__BITFIELD_FIELD(uint32_t ec:1,
		__BITFIELD_FIELD(uint32_t tls:4,
		;)))))))))))))))
	} s;
};

union cvmx_pciercx_cfg070 {
	uint32_t u32;
	struct cvmx_pciercx_cfg070_s {
		__BITFIELD_FIELD(uint32_t reserved_12_31:20,
		__BITFIELD_FIELD(uint32_t tplp:1,
		__BITFIELD_FIELD(uint32_t reserved_9_10:2,
		__BITFIELD_FIELD(uint32_t ce:1,
		__BITFIELD_FIELD(uint32_t cc:1,
		__BITFIELD_FIELD(uint32_t ge:1,
		__BITFIELD_FIELD(uint32_t gc:1,
		__BITFIELD_FIELD(uint32_t fep:5,
		;))))))))
	} s;
};

union cvmx_pciercx_cfg075 {
	uint32_t u32;
	struct cvmx_pciercx_cfg075_s {
		__BITFIELD_FIELD(uint32_t reserved_3_31:29,
		__BITFIELD_FIELD(uint32_t fere:1,
		__BITFIELD_FIELD(uint32_t nfere:1,
		__BITFIELD_FIELD(uint32_t cere:1,
		;))))
	} s;
};

union cvmx_pciercx_cfg448 {
	uint32_t u32;
	struct cvmx_pciercx_cfg448_s {
		__BITFIELD_FIELD(uint32_t rtl:16,
		__BITFIELD_FIELD(uint32_t rtltl:16,
		;))
	} s;
};

union cvmx_pciercx_cfg452 {
	uint32_t u32;
	struct cvmx_pciercx_cfg452_s {
		__BITFIELD_FIELD(uint32_t reserved_26_31:6,
		__BITFIELD_FIELD(uint32_t eccrc:1,
		__BITFIELD_FIELD(uint32_t reserved_22_24:3,
		__BITFIELD_FIELD(uint32_t lme:6,
		__BITFIELD_FIELD(uint32_t reserved_12_15:4,
		__BITFIELD_FIELD(uint32_t link_rate:4,
		__BITFIELD_FIELD(uint32_t flm:1,
		__BITFIELD_FIELD(uint32_t reserved_6_6:1,
		__BITFIELD_FIELD(uint32_t dllle:1,
		__BITFIELD_FIELD(uint32_t reserved_4_4:1,
		__BITFIELD_FIELD(uint32_t ra:1,
		__BITFIELD_FIELD(uint32_t le:1,
		__BITFIELD_FIELD(uint32_t sd:1,
		__BITFIELD_FIELD(uint32_t omr:1,
		;))))))))))))))
	} s;
};

union cvmx_pciercx_cfg455 {
	uint32_t u32;
	struct cvmx_pciercx_cfg455_s {
		__BITFIELD_FIELD(uint32_t m_cfg0_filt:1,
		__BITFIELD_FIELD(uint32_t m_io_filt:1,
		__BITFIELD_FIELD(uint32_t msg_ctrl:1,
		__BITFIELD_FIELD(uint32_t m_cpl_ecrc_filt:1,
		__BITFIELD_FIELD(uint32_t m_ecrc_filt:1,
		__BITFIELD_FIELD(uint32_t m_cpl_len_err:1,
		__BITFIELD_FIELD(uint32_t m_cpl_attr_err:1,
		__BITFIELD_FIELD(uint32_t m_cpl_tc_err:1,
		__BITFIELD_FIELD(uint32_t m_cpl_fun_err:1,
		__BITFIELD_FIELD(uint32_t m_cpl_rid_err:1,
		__BITFIELD_FIELD(uint32_t m_cpl_tag_err:1,
		__BITFIELD_FIELD(uint32_t m_lk_filt:1,
		__BITFIELD_FIELD(uint32_t m_cfg1_filt:1,
		__BITFIELD_FIELD(uint32_t m_bar_match:1,
		__BITFIELD_FIELD(uint32_t m_pois_filt:1,
		__BITFIELD_FIELD(uint32_t m_fun:1,
		__BITFIELD_FIELD(uint32_t dfcwt:1,
		__BITFIELD_FIELD(uint32_t reserved_11_14:4,
		__BITFIELD_FIELD(uint32_t skpiv:11,
		;)))))))))))))))))))
	} s;
};

union cvmx_pciercx_cfg515 {
	uint32_t u32;
	struct cvmx_pciercx_cfg515_s {
		__BITFIELD_FIELD(uint32_t reserved_21_31:11,
		__BITFIELD_FIELD(uint32_t s_d_e:1,
		__BITFIELD_FIELD(uint32_t ctcrb:1,
		__BITFIELD_FIELD(uint32_t cpyts:1,
		__BITFIELD_FIELD(uint32_t dsc:1,
		__BITFIELD_FIELD(uint32_t le:9,
		__BITFIELD_FIELD(uint32_t n_fts:8,
		;)))))))
	} s;
};

#endif