summaryrefslogtreecommitdiff
path: root/arch/powerpc/include/asm/vdso/processor.h
blob: 80d13207c5688d73954822aede2bbe2d0e05c054 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef _ASM_POWERPC_VDSO_PROCESSOR_H
#define _ASM_POWERPC_VDSO_PROCESSOR_H

#ifndef __ASSEMBLY__

/* Macros for adjusting thread priority (hardware multi-threading) */
#ifdef CONFIG_PPC64
#define HMT_very_low()		asm volatile("or 31, 31, 31	# very low priority")
#define HMT_low()		asm volatile("or 1, 1, 1	# low priority")
#define HMT_medium_low()	asm volatile("or 6, 6, 6	# medium low priority")
#define HMT_medium()		asm volatile("or 2, 2, 2	# medium priority")
#define HMT_medium_high()	asm volatile("or 5, 5, 5	# medium high priority")
#define HMT_high()		asm volatile("or 3, 3, 3	# high priority")
#else
#define HMT_very_low()
#define HMT_low()
#define HMT_medium_low()
#define HMT_medium()
#define HMT_medium_high()
#define HMT_high()
#endif

#ifdef CONFIG_PPC64
#define cpu_relax()							\
	asm volatile(ASM_FTR_IFCLR(					\
		/* Pre-POWER10 uses low ; medium priority nops */	\
		"or 1,1,1 ; or 2,2,2",					\
		/* POWER10 onward uses pause_short (wait 2,0) */	\
		PPC_WAIT(2, 0),						\
		%0) :: "i" (CPU_FTR_ARCH_31) : "memory")
#else
#define cpu_relax()	barrier()
#endif

#endif /* __ASSEMBLY__ */

#endif /* _ASM_POWERPC_VDSO_PROCESSOR_H */