summaryrefslogtreecommitdiff
path: root/arch/sh/include/mach-se/mach/mrshpc.h
blob: 56287ee8563a33d687bdd1930dbf85f3aff99bcc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
#ifndef __MACH_SE_MRSHPC_H
#define __MACH_SE_MRSHPC_H

#include <linux/io.h>

static inline void __init mrshpc_setup_windows(void)
{
	if ((__raw_readw(MRSHPC_CSR) & 0x000c) != 0)
		return;	/* Not detected */

	if ((__raw_readw(MRSHPC_CSR) & 0x0080) == 0) {
		__raw_writew(0x0674, MRSHPC_CPWCR); /* Card Vcc is 3.3v? */
	} else {
		__raw_writew(0x0678, MRSHPC_CPWCR); /* Card Vcc is 5V */
	}

	/*
	 *  PC-Card window open
	 *  flag == COMMON/ATTRIBUTE/IO
	 */
	/* common window open */
	__raw_writew(0x8a84, MRSHPC_MW0CR1);
	if((__raw_readw(MRSHPC_CSR) & 0x4000) != 0)
		/* common mode & bus width 16bit SWAP = 1*/
		__raw_writew(0x0b00, MRSHPC_MW0CR2);
	else
		/* common mode & bus width 16bit SWAP = 0*/
		__raw_writew(0x0300, MRSHPC_MW0CR2);

	/* attribute window open */
	__raw_writew(0x8a85, MRSHPC_MW1CR1);
	if ((__raw_readw(MRSHPC_CSR) & 0x4000) != 0)
		/* attribute mode & bus width 16bit SWAP = 1*/
		__raw_writew(0x0a00, MRSHPC_MW1CR2);
	else
		/* attribute mode & bus width 16bit SWAP = 0*/
		__raw_writew(0x0200, MRSHPC_MW1CR2);

	/* I/O window open */
	__raw_writew(0x8a86, MRSHPC_IOWCR1);
	__raw_writew(0x0008, MRSHPC_CDCR);	 /* I/O card mode */
	if ((__raw_readw(MRSHPC_CSR) & 0x4000) != 0)
		__raw_writew(0x0a00, MRSHPC_IOWCR2); /* bus width 16bit SWAP = 1*/
	else
		__raw_writew(0x0200, MRSHPC_IOWCR2); /* bus width 16bit SWAP = 0*/

	__raw_writew(0x2000, MRSHPC_ICR);
	__raw_writeb(0x00, PA_MRSHPC_MW2 + 0x206);
	__raw_writeb(0x42, PA_MRSHPC_MW2 + 0x200);
}

#endif /* __MACH_SE_MRSHPC_H */