summaryrefslogtreecommitdiff
path: root/arch/x86/platform/ce4100/falconfalls.dts
blob: 65fa3d866226ce97fa5fc1a5092276942933f8f6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
// SPDX-License-Identifier: GPL-2.0-only
/*
 * CE4100 on Falcon Falls
 *
 * (c) Copyright 2010 Intel Corporation
 */
/dts-v1/;
/ {
	model = "intel,falconfalls";
	compatible = "intel,falconfalls";
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "intel,ce4100";
			reg = <0>;
			lapic = <&lapic0>;
		};
	};

	soc@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "intel,ce4100-cp";
		ranges;

		ioapic1: interrupt-controller@fec00000 {
			#interrupt-cells = <2>;
			compatible = "intel,ce4100-ioapic";
			interrupt-controller;
			reg = <0xfec00000 0x1000>;
		};

		timer@fed00000 {
			compatible = "intel,ce4100-hpet";
			reg = <0xfed00000 0x200>;
		};

		lapic0: interrupt-controller@fee00000 {
			compatible = "intel,ce4100-lapic";
			reg = <0xfee00000 0x1000>;
		};

		pci@3fc {
			#address-cells = <3>;
			#size-cells = <2>;
			compatible = "intel,ce4100-pci", "pci";
			device_type = "pci";
			bus-range = <0 0>;
			ranges = <0x2000000 0 0xbffff000 0xbffff000 0 0x1000
				  0x2000000 0 0xdffe0000 0xdffe0000 0 0x1000
				  0x0000000 0 0x0	 0x0	    0 0x100>;

			/* Secondary IO-APIC */
			ioapic2: interrupt-controller@0,1 {
				#interrupt-cells = <2>;
				compatible = "intel,ce4100-ioapic";
				interrupt-controller;
				reg = <0x100 0x0 0x0 0x0 0x0>;
				assigned-addresses = <0x02000000 0x0 0xbffff000 0x0 0x1000>;
			};

			pci@1,0 {
				#address-cells = <3>;
				#size-cells = <2>;
				compatible = "intel,ce4100-pci", "pci";
				device_type = "pci";
				bus-range = <1 1>;
				reg = <0x0800 0x0 0x0 0x0 0x0>;
				ranges = <0x2000000 0 0xdffe0000 0x2000000 0 0xdffe0000 0 0x1000>;

				interrupt-parent = <&ioapic2>;

				display@2,0 {
					compatible = "pci8086,2e5b.2",
						   "pci8086,2e5b",
						   "pciclass038000",
						   "pciclass0380";

					reg = <0x11000 0x0 0x0 0x0 0x0>;
					interrupts = <0 1>;
				};

				multimedia@3,0 {
					compatible = "pci8086,2e5c.2",
						   "pci8086,2e5c",
						   "pciclass048000",
						   "pciclass0480";

					reg = <0x11800 0x0 0x0 0x0 0x0>;
					interrupts = <2 1>;
				};

				multimedia@4,0 {
					compatible = "pci8086,2e5d.2",
						   "pci8086,2e5d",
						   "pciclass048000",
						   "pciclass0480";

					reg = <0x12000 0x0 0x0 0x0 0x0>;
					interrupts = <4 1>;
				};

				multimedia@4,1 {
					compatible = "pci8086,2e5e.2",
						   "pci8086,2e5e",
						   "pciclass048000",
						   "pciclass0480";

					reg = <0x12100 0x0 0x0 0x0 0x0>;
					interrupts = <5 1>;
				};

				sound@6,0 {
					compatible = "pci8086,2e5f.2",
						   "pci8086,2e5f",
						   "pciclass040100",
						   "pciclass0401";

					reg = <0x13000 0x0 0x0 0x0 0x0>;
					interrupts = <6 1>;
				};

				sound@6,1 {
					compatible = "pci8086,2e5f.2",
						   "pci8086,2e5f",
						   "pciclass040100",
						   "pciclass0401";

					reg = <0x13100 0x0 0x0 0x0 0x0>;
					interrupts = <7 1>;
				};

				sound@6,2 {
					compatible = "pci8086,2e60.2",
						   "pci8086,2e60",
						   "pciclass040100",
						   "pciclass0401";

					reg = <0x13200 0x0 0x0 0x0 0x0>;
					interrupts = <8 1>;
				};

				display@8,0 {
					compatible = "pci8086,2e61.2",
						   "pci8086,2e61",
						   "pciclass038000",
						   "pciclass0380";

					reg = <0x14000 0x0 0x0 0x0 0x0>;
					interrupts = <9 1>;
				};

				display@8,1 {
					compatible = "pci8086,2e62.2",
						   "pci8086,2e62",
						   "pciclass038000",
						   "pciclass0380";

					reg = <0x14100 0x0 0x0 0x0 0x0>;
					interrupts = <10 1>;
				};

				multimedia@8,2 {
					compatible = "pci8086,2e63.2",
						   "pci8086,2e63",
						   "pciclass048000",
						   "pciclass0480";

					reg = <0x14200 0x0 0x0 0x0 0x0>;
					interrupts = <11 1>;
				};

				entertainment-encryption@9,0 {
					compatible = "pci8086,2e64.2",
						   "pci8086,2e64",
						   "pciclass101000",
						   "pciclass1010";

					reg = <0x14800 0x0 0x0 0x0 0x0>;
					interrupts = <12 1>;
				};

				localbus@a,0 {
					compatible = "pci8086,2e65.2",
						   "pci8086,2e65",
						   "pciclassff0000",
						   "pciclassff00";

					reg = <0x15000 0x0 0x0 0x0 0x0>;
				};

				serial@b,0 {
					compatible = "pci8086,2e66.2",
						   "pci8086,2e66",
						   "pciclass070003",
						   "pciclass0700";

					reg = <0x15800 0x0 0x0 0x0 0x0>;
					interrupts = <14 1>;
				};

				pcigpio: gpio@b,1 {
					#gpio-cells = <2>;
					#interrupt-cells = <2>;
					compatible = "pci8086,2e67.2",
						   "pci8086,2e67",
						   "pciclassff0000",
						   "pciclassff00";

					reg = <0x15900 0x0 0x0 0x0 0x0>;
					interrupts = <15 1>;
					interrupt-controller;
					gpio-controller;
					intel,muxctl = <0>;
				};

				i2c-controller@b,2 {
					#address-cells = <2>;
					#size-cells = <1>;
					compatible = "pci8086,2e68.2",
						   "pci8086,2e68",
						   "pciclass,ff0000",
						   "pciclass,ff00";

					reg = <0x15a00 0x0 0x0 0x0 0x0>;
					interrupts = <16 1>;
					ranges = <0 0	0x02000000 0 0xdffe0500	0x100
						  1 0	0x02000000 0 0xdffe0600	0x100
						  2 0	0x02000000 0 0xdffe0700	0x100>;

					i2c@0 {
						#address-cells = <1>;
						#size-cells = <0>;
						compatible = "intel,ce4100-i2c-controller";
						reg = <0 0 0x100>;
					};

					i2c@1 {
						#address-cells = <1>;
						#size-cells = <0>;
						compatible = "intel,ce4100-i2c-controller";
						reg = <1 0 0x100>;

						gpio@26 {
							#gpio-cells = <2>;
							compatible = "nxp,pcf8575";
							reg = <0x26>;
							gpio-controller;
						};
					};

					i2c@2 {
						#address-cells = <1>;
						#size-cells = <0>;
						compatible = "intel,ce4100-i2c-controller";
						reg = <2 0 0x100>;

						gpio@26 {
							#gpio-cells = <2>;
							compatible = "nxp,pcf8575";
							reg = <0x26>;
							gpio-controller;
						};
					};
				};

				smard-card@b,3 {
					compatible = "pci8086,2e69.2",
						   "pci8086,2e69",
						   "pciclass070500",
						   "pciclass0705";

					reg = <0x15b00 0x0 0x0 0x0 0x0>;
					interrupts = <15 1>;
				};

				spi-controller@b,4 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible =
						"pci8086,2e6a.2",
						"pci8086,2e6a",
						"pciclass,ff0000",
						"pciclass,ff00";

					reg = <0x15c00 0x0 0x0 0x0 0x0>;
					interrupts = <15 1>;

					dac@0 {
						compatible = "ti,pcm1755";
						reg = <0>;
						spi-max-frequency = <115200>;
					};

					dac@1 {
						compatible = "ti,pcm1609a";
						reg = <1>;
						spi-max-frequency = <115200>;
					};

					eeprom@2 {
						compatible = "atmel,at93c46";
						reg = <2>;
						spi-max-frequency = <115200>;
					};
				};

				multimedia@b,7 {
					compatible = "pci8086,2e6d.2",
						   "pci8086,2e6d",
						   "pciclassff0000",
						   "pciclassff00";

					reg = <0x15f00 0x0 0x0 0x0 0x0>;
				};

				ethernet@c,0 {
					compatible = "pci8086,2e6e.2",
						   "pci8086,2e6e",
						   "pciclass020000",
						   "pciclass0200";

					reg = <0x16000 0x0 0x0 0x0 0x0>;
					interrupts = <21 1>;
				};

				clock@c,1 {
					compatible = "pci8086,2e6f.2",
						   "pci8086,2e6f",
						   "pciclassff0000",
						   "pciclassff00";

					reg = <0x16100 0x0 0x0 0x0 0x0>;
					interrupts = <3 1>;
				};

				usb@d,0 {
					compatible = "pci8086,2e70.2",
						   "pci8086,2e70",
						   "pciclass0c0320",
						   "pciclass0c03";

					reg = <0x16800 0x0 0x0 0x0 0x0>;
					interrupts = <22 1>;
				};

				usb@d,1 {
					compatible = "pci8086,2e70.2",
						   "pci8086,2e70",
						   "pciclass0c0320",
						   "pciclass0c03";

					reg = <0x16900 0x0 0x0 0x0 0x0>;
					interrupts = <22 1>;
				};

				sata@e,0 {
					compatible = "pci8086,2e71.0",
						   "pci8086,2e71",
						   "pciclass010601",
						   "pciclass0106";

					reg = <0x17000 0x0 0x0 0x0 0x0>;
					interrupts = <23 1>;
				};

				flash@f,0 {
					compatible = "pci8086,701.1",
						   "pci8086,701",
						   "pciclass050100",
						   "pciclass0501";

					reg = <0x17800 0x0 0x0 0x0 0x0>;
					interrupts = <13 1>;
				};

				entertainment-encryption@10,0 {
					compatible = "pci8086,702.1",
						   "pci8086,702",
						   "pciclass101000",
						   "pciclass1010";

					reg = <0x18000 0x0 0x0 0x0 0x0>;
				};

				co-processor@11,0 {
					compatible = "pci8086,703.1",
						   "pci8086,703",
						   "pciclass0b4000",
						   "pciclass0b40";

					reg = <0x18800 0x0 0x0 0x0 0x0>;
					interrupts = <1 1>;
				};

				multimedia@12,0 {
					compatible = "pci8086,704.0",
						   "pci8086,704",
						   "pciclass048000",
						   "pciclass0480";

					reg = <0x19000 0x0 0x0 0x0 0x0>;
				};
			};

			isa@1f,0 {
				#address-cells = <2>;
				#size-cells = <1>;
				compatible = "isa";
				reg = <0xf800 0x0 0x0 0x0 0x0>;
				ranges = <1 0 0 0 0 0x100>;

				rtc@70 {
					compatible = "intel,ce4100-rtc", "motorola,mc146818";
					interrupts = <8 3>;
					interrupt-parent = <&ioapic1>;
					ctrl-reg = <2>;
					freq-reg = <0x26>;
					reg = <1 0x70 2>;
				};
			};
		};
	};
};