summaryrefslogtreecommitdiff
path: root/drivers/clk/st/clkgen.h
blob: 44302fc7ca96b0bbd6b608b06bae7cfb0fb26d3e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
/* SPDX-License-Identifier: GPL-2.0 */
/************************************************************************
File  : Clock H/w specific Information

Author: Pankaj Dev <pankaj.dev@st.com>

Copyright (C) 2014 STMicroelectronics
************************************************************************/

#ifndef __CLKGEN_INFO_H
#define __CLKGEN_INFO_H

extern spinlock_t clkgen_a9_lock;

struct clkgen_field {
	unsigned int offset;
	unsigned int mask;
	unsigned int shift;
};

static inline unsigned long clkgen_read(void __iomem	*base,
					  struct clkgen_field *field)
{
	return (readl(base + field->offset) >> field->shift) & field->mask;
}


static inline void clkgen_write(void __iomem *base, struct clkgen_field *field,
				  unsigned long val)
{
	writel((readl(base + field->offset) &
	       ~(field->mask << field->shift)) | (val << field->shift),
	       base + field->offset);

	return;
}

#define CLKGEN_FIELD(_offset, _mask, _shift) {		\
				.offset	= _offset,	\
				.mask	= _mask,	\
				.shift	= _shift,	\
				}

#define CLKGEN_READ(pll, field) clkgen_read(pll->regs_base, \
		&pll->data->field)

#define CLKGEN_WRITE(pll, field, val) clkgen_write(pll->regs_base, \
		&pll->data->field, val)

#endif /*__CLKGEN_INFO_H*/