summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/df_v3_6.h
blob: fcffd807764de26fb8acdd221e707a80b476f87c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
/*
 * Copyright 2018 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef __DF_V3_6_H__
#define __DF_V3_6_H__

#include "soc15_common.h"

enum DF_V3_6_MGCG {
	DF_V3_6_MGCG_DISABLE = 0,
	DF_V3_6_MGCG_ENABLE_00_CYCLE_DELAY = 1,
	DF_V3_6_MGCG_ENABLE_01_CYCLE_DELAY = 2,
	DF_V3_6_MGCG_ENABLE_15_CYCLE_DELAY = 13,
	DF_V3_6_MGCG_ENABLE_31_CYCLE_DELAY = 14,
	DF_V3_6_MGCG_ENABLE_63_CYCLE_DELAY = 15
};

/* Defined in global_features.h as FTI_PERFMON_VISIBLE */
#define AMDGPU_DF_MAX_COUNTERS		4

/* get flags from df perfmon config */
#define GET_EVENT(x)			(x & 0xFFUL)
#define GET_INSTANCE(x)			((x >> 8) & 0xFFUL)
#define GET_UNITMASK(x)			((x >> 16) & 0xFFUL)
#define GET_INSTANCE_CONFIG(x)		(0ULL | (0x07ULL) \
					| ((0x046ULL + x) << 8) \
					| (0x02 << 16))

/* df event conf macros */
#define IS_DF_XGMI_0_TX(x) (GET_EVENT(x) == 0x7 \
		&& GET_INSTANCE(x) == 0x46 && GET_UNITMASK(x) == 0x2)
#define IS_DF_XGMI_1_TX(x) (GET_EVENT(x) == 0x7 \
		&& GET_INSTANCE(x) == 0x47 && GET_UNITMASK(x) == 0x2)

extern const struct amdgpu_df_funcs df_v3_6_funcs;

#endif