1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
/*
* Copyright 2012-15 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Authors: AMD
*
*/
#ifndef __DAL_I2C_GENERIC_HW_ENGINE_H__
#define __DAL_I2C_GENERIC_HW_ENGINE_H__
struct i2c_generic_transaction_attributes {
enum i2caux_transaction_action action;
uint32_t transaction_size;
bool start_bit;
bool stop_bit;
bool last_read;
};
struct i2c_generic_hw_engine;
struct i2c_generic_hw_engine_funcs {
void (*write_address)(
struct i2c_generic_hw_engine *engine,
uint8_t address);
void (*write_data)(
struct i2c_generic_hw_engine *engine,
const uint8_t *buffer,
uint32_t length);
void (*read_data)(
struct i2c_generic_hw_engine *engine,
uint8_t *buffer,
uint32_t length,
uint32_t offset);
void (*execute_transaction)(
struct i2c_generic_hw_engine *engine,
struct i2c_generic_transaction_attributes *attributes);
};
struct i2c_generic_hw_engine {
struct i2c_hw_engine base;
const struct i2c_generic_hw_engine_funcs *funcs;
};
void dal_i2c_generic_hw_engine_construct(
struct i2c_generic_hw_engine *engine,
struct dc_context *ctx);
void dal_i2c_generic_hw_engine_destruct(
struct i2c_generic_hw_engine *engine);
enum i2caux_engine_type dal_i2c_generic_hw_engine_get_engine_type(
const struct engine *engine);
bool dal_i2c_generic_hw_engine_submit_request(
struct engine *ptr,
struct i2caux_transaction_request *i2caux_request,
bool middle_of_transaction);
uint32_t dal_i2c_generic_hw_engine_get_transaction_timeout(
const struct i2c_hw_engine *engine,
uint32_t length);
#endif
|
