summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h
blob: b6f74bf4af023fd53ee79ce44ecb29cf9f8cb43b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
8750
8751
8752
8753
8754
8755
8756
8757
8758
8759
8760
8761
8762
8763
8764
8765
8766
8767
8768
8769
8770
8771
8772
8773
8774
8775
8776
8777
8778
8779
8780
8781
8782
8783
8784
8785
8786
8787
8788
8789
8790
8791
8792
8793
8794
8795
8796
8797
8798
8799
8800
8801
8802
8803
8804
8805
8806
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818
8819
8820
8821
8822
8823
8824
8825
8826
8827
8828
8829
8830
8831
8832
8833
8834
8835
8836
8837
8838
8839
8840
8841
8842
8843
8844
8845
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856
8857
8858
8859
8860
8861
8862
8863
8864
8865
8866
8867
8868
8869
8870
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883
8884
8885
8886
8887
8888
8889
8890
8891
8892
8893
8894
8895
8896
8897
8898
8899
8900
8901
8902
8903
8904
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916
8917
8918
8919
8920
8921
8922
8923
8924
8925
8926
8927
8928
8929
8930
8931
8932
8933
8934
8935
8936
8937
8938
8939
8940
8941
8942
8943
8944
8945
8946
8947
8948
8949
8950
8951
8952
8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008
9009
9010
9011
9012
9013
9014
9015
9016
9017
9018
9019
9020
9021
9022
9023
9024
9025
9026
9027
9028
9029
9030
9031
9032
9033
9034
9035
9036
9037
9038
9039
9040
9041
9042
9043
9044
9045
9046
9047
9048
9049
9050
9051
9052
9053
9054
9055
9056
9057
9058
9059
9060
9061
9062
9063
9064
9065
9066
9067
9068
9069
9070
9071
9072
9073
9074
9075
9076
9077
9078
9079
9080
9081
9082
9083
9084
9085
9086
9087
9088
9089
9090
9091
9092
9093
9094
9095
9096
9097
9098
9099
9100
9101
9102
9103
9104
9105
9106
9107
9108
9109
9110
9111
9112
9113
9114
9115
9116
9117
9118
9119
9120
9121
9122
9123
9124
9125
9126
9127
9128
9129
9130
9131
9132
9133
9134
9135
9136
9137
9138
9139
9140
9141
9142
9143
9144
9145
9146
9147
9148
9149
9150
9151
9152
9153
9154
9155
9156
9157
9158
9159
9160
9161
9162
9163
9164
9165
9166
9167
9168
9169
9170
9171
9172
9173
9174
9175
9176
9177
9178
9179
9180
9181
9182
9183
9184
9185
9186
9187
9188
9189
9190
9191
9192
9193
9194
9195
9196
9197
9198
9199
9200
9201
9202
9203
9204
9205
9206
9207
9208
9209
9210
9211
9212
9213
9214
9215
9216
9217
9218
9219
9220
9221
9222
9223
9224
9225
9226
9227
9228
9229
9230
9231
9232
9233
9234
9235
9236
9237
9238
9239
9240
9241
9242
9243
9244
9245
9246
9247
9248
9249
9250
9251
9252
9253
9254
9255
9256
9257
9258
9259
9260
9261
9262
9263
9264
9265
9266
9267
9268
9269
9270
9271
9272
9273
9274
9275
9276
9277
9278
9279
9280
9281
9282
9283
9284
9285
9286
9287
9288
9289
9290
9291
9292
9293
9294
9295
9296
9297
9298
9299
9300
9301
9302
9303
9304
9305
9306
9307
9308
9309
9310
9311
9312
9313
9314
9315
9316
9317
9318
9319
9320
9321
9322
9323
9324
9325
9326
9327
9328
9329
9330
9331
9332
9333
9334
9335
9336
9337
9338
9339
9340
9341
9342
9343
9344
9345
9346
9347
9348
9349
9350
9351
9352
9353
9354
9355
9356
9357
9358
9359
9360
9361
9362
9363
9364
9365
9366
9367
9368
9369
9370
9371
9372
9373
9374
9375
9376
9377
9378
9379
9380
9381
9382
9383
9384
9385
9386
9387
9388
9389
9390
9391
9392
9393
9394
9395
9396
9397
9398
9399
9400
9401
9402
9403
9404
9405
9406
9407
9408
9409
9410
9411
9412
9413
9414
9415
9416
9417
9418
9419
9420
9421
9422
9423
9424
9425
9426
9427
9428
9429
9430
9431
9432
9433
9434
9435
9436
9437
9438
9439
9440
9441
9442
9443
9444
9445
9446
9447
9448
9449
9450
9451
9452
9453
9454
9455
9456
9457
9458
9459
9460
9461
9462
9463
9464
9465
9466
9467
9468
9469
9470
9471
9472
9473
9474
9475
9476
9477
9478
9479
9480
9481
9482
9483
9484
9485
9486
9487
9488
9489
9490
9491
9492
9493
9494
9495
9496
9497
9498
9499
9500
9501
9502
9503
9504
9505
9506
9507
9508
9509
9510
9511
9512
9513
9514
9515
9516
9517
9518
9519
9520
9521
9522
9523
9524
9525
9526
9527
9528
9529
9530
9531
9532
9533
9534
9535
9536
9537
9538
9539
9540
9541
9542
9543
9544
9545
9546
9547
9548
9549
9550
9551
9552
9553
9554
9555
9556
9557
9558
9559
9560
9561
9562
9563
9564
9565
9566
9567
9568
9569
9570
9571
9572
9573
9574
9575
9576
9577
9578
9579
9580
9581
9582
9583
9584
9585
9586
9587
9588
9589
9590
9591
9592
9593
9594
9595
9596
9597
9598
9599
9600
9601
9602
9603
9604
9605
9606
9607
9608
9609
9610
9611
9612
9613
9614
9615
9616
9617
9618
9619
9620
9621
9622
9623
9624
9625
9626
9627
9628
9629
9630
9631
9632
9633
9634
9635
9636
9637
9638
9639
9640
9641
9642
9643
9644
9645
9646
9647
9648
9649
9650
9651
9652
9653
9654
9655
9656
9657
9658
9659
9660
9661
9662
9663
9664
9665
9666
9667
9668
9669
9670
9671
9672
9673
9674
9675
9676
9677
9678
9679
9680
9681
9682
9683
9684
9685
9686
9687
9688
9689
9690
9691
9692
9693
9694
9695
9696
9697
9698
9699
9700
9701
9702
9703
9704
9705
9706
9707
9708
9709
9710
9711
9712
9713
9714
9715
9716
9717
9718
9719
9720
9721
9722
9723
9724
9725
9726
9727
9728
9729
9730
9731
9732
9733
9734
9735
9736
9737
9738
9739
9740
9741
9742
9743
9744
9745
9746
9747
9748
9749
9750
9751
9752
9753
9754
9755
9756
9757
9758
9759
9760
9761
9762
9763
9764
9765
9766
9767
9768
9769
9770
9771
9772
9773
9774
9775
9776
9777
9778
9779
9780
9781
9782
9783
9784
9785
9786
9787
9788
9789
9790
9791
9792
9793
9794
9795
9796
9797
9798
9799
9800
9801
9802
9803
9804
9805
9806
9807
9808
9809
9810
9811
9812
9813
9814
9815
9816
9817
9818
9819
9820
9821
9822
9823
9824
9825
9826
9827
9828
9829
9830
9831
9832
9833
9834
9835
9836
9837
9838
9839
9840
9841
9842
9843
9844
9845
9846
9847
9848
9849
9850
9851
9852
9853
9854
9855
9856
9857
9858
9859
9860
9861
9862
9863
9864
9865
9866
9867
9868
9869
9870
9871
9872
9873
9874
9875
9876
9877
9878
9879
9880
9881
9882
9883
9884
9885
9886
9887
9888
9889
9890
9891
9892
9893
9894
9895
9896
9897
9898
9899
9900
9901
9902
9903
9904
9905
9906
9907
9908
9909
9910
9911
9912
9913
9914
9915
9916
9917
9918
9919
9920
9921
9922
9923
9924
9925
9926
9927
9928
9929
9930
9931
9932
9933
9934
9935
9936
9937
9938
9939
9940
9941
9942
9943
9944
9945
9946
9947
9948
9949
9950
9951
9952
9953
9954
9955
9956
9957
9958
9959
9960
9961
9962
9963
9964
9965
9966
9967
9968
9969
9970
9971
9972
9973
9974
9975
9976
9977
9978
9979
9980
9981
9982
9983
9984
9985
9986
9987
9988
9989
9990
9991
9992
9993
9994
9995
9996
9997
9998
9999
10000
10001
10002
10003
10004
10005
10006
10007
10008
10009
10010
10011
10012
10013
10014
10015
10016
10017
10018
10019
10020
10021
10022
10023
10024
10025
10026
10027
10028
10029
10030
10031
10032
10033
10034
10035
10036
10037
10038
10039
10040
10041
10042
10043
10044
10045
10046
10047
10048
10049
10050
10051
10052
10053
10054
10055
10056
10057
10058
10059
10060
10061
10062
10063
10064
10065
10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
10085
10086
10087
10088
10089
10090
10091
10092
10093
10094
10095
10096
10097
10098
10099
10100
10101
10102
10103
10104
10105
10106
10107
10108
10109
10110
10111
10112
10113
10114
10115
10116
10117
10118
10119
10120
10121
10122
10123
10124
10125
10126
10127
10128
10129
10130
10131
10132
10133
10134
10135
10136
10137
10138
10139
10140
10141
10142
10143
10144
10145
10146
10147
10148
10149
10150
10151
10152
10153
10154
10155
10156
10157
10158
10159
10160
10161
10162
10163
10164
10165
10166
10167
10168
10169
10170
10171
10172
10173
10174
10175
10176
10177
10178
10179
10180
10181
10182
10183
10184
10185
10186
10187
10188
10189
10190
10191
10192
10193
10194
10195
10196
10197
10198
10199
10200
10201
10202
10203
10204
10205
10206
10207
10208
10209
10210
10211
10212
10213
10214
10215
10216
10217
10218
10219
10220
10221
10222
10223
10224
10225
10226
10227
10228
10229
10230
10231
10232
10233
10234
10235
10236
10237
10238
10239
10240
10241
10242
10243
10244
10245
10246
10247
10248
10249
10250
10251
10252
10253
10254
10255
10256
10257
10258
10259
10260
10261
10262
10263
10264
10265
10266
10267
10268
10269
10270
10271
10272
10273
10274
10275
10276
10277
10278
10279
10280
10281
10282
10283
10284
10285
10286
10287
10288
10289
10290
10291
10292
10293
10294
10295
10296
10297
10298
10299
10300
10301
10302
10303
10304
10305
10306
10307
10308
10309
10310
10311
10312
10313
10314
10315
10316
10317
10318
10319
10320
10321
10322
10323
10324
10325
10326
10327
10328
10329
10330
10331
10332
10333
10334
10335
10336
10337
10338
10339
10340
10341
10342
10343
10344
10345
10346
10347
10348
10349
10350
10351
10352
10353
10354
10355
10356
10357
10358
10359
10360
10361
10362
10363
10364
10365
10366
10367
10368
10369
10370
10371
10372
10373
10374
10375
10376
10377
10378
10379
10380
10381
10382
10383
10384
10385
10386
10387
10388
10389
10390
10391
10392
10393
10394
10395
10396
10397
10398
10399
10400
10401
10402
10403
10404
10405
10406
10407
10408
10409
10410
10411
10412
10413
10414
10415
10416
10417
10418
10419
10420
10421
10422
10423
10424
10425
10426
10427
10428
10429
10430
10431
10432
10433
10434
10435
10436
10437
10438
10439
10440
10441
10442
10443
10444
10445
10446
10447
10448
10449
10450
10451
10452
10453
10454
10455
10456
10457
10458
10459
10460
10461
10462
10463
10464
10465
10466
10467
10468
10469
10470
10471
10472
10473
10474
10475
10476
10477
10478
10479
10480
10481
10482
10483
10484
10485
10486
10487
10488
10489
10490
10491
10492
10493
10494
10495
10496
10497
10498
10499
10500
10501
10502
10503
10504
10505
10506
10507
10508
10509
10510
10511
10512
10513
10514
10515
10516
10517
10518
10519
10520
10521
10522
10523
10524
10525
10526
10527
10528
10529
10530
10531
10532
10533
10534
10535
10536
10537
10538
10539
10540
10541
10542
10543
10544
10545
10546
10547
10548
10549
10550
10551
10552
10553
10554
10555
10556
10557
10558
10559
10560
10561
10562
10563
10564
10565
10566
10567
10568
10569
10570
10571
10572
10573
10574
10575
10576
10577
10578
10579
10580
10581
10582
10583
10584
10585
10586
10587
10588
10589
10590
10591
10592
10593
10594
10595
10596
10597
10598
10599
10600
10601
10602
10603
10604
10605
10606
10607
10608
10609
10610
10611
10612
10613
10614
10615
10616
10617
10618
10619
10620
10621
10622
10623
10624
10625
10626
10627
10628
10629
10630
10631
10632
10633
10634
10635
10636
10637
10638
10639
10640
10641
10642
10643
10644
10645
10646
10647
10648
10649
10650
10651
10652
10653
10654
10655
10656
10657
10658
10659
10660
10661
10662
10663
10664
10665
10666
10667
10668
10669
10670
10671
10672
10673
10674
10675
10676
10677
10678
10679
10680
10681
10682
10683
10684
10685
10686
10687
10688
10689
10690
10691
10692
10693
10694
10695
10696
10697
10698
10699
10700
10701
10702
10703
10704
10705
10706
10707
10708
10709
10710
10711
10712
10713
10714
10715
10716
10717
10718
10719
10720
10721
10722
10723
10724
10725
10726
10727
10728
10729
10730
10731
10732
10733
10734
10735
10736
10737
10738
10739
10740
10741
10742
10743
10744
10745
10746
10747
10748
10749
10750
10751
10752
10753
10754
10755
10756
10757
10758
10759
10760
10761
10762
10763
10764
10765
10766
10767
10768
10769
10770
10771
10772
10773
10774
10775
10776
10777
10778
10779
10780
10781
10782
10783
10784
10785
10786
10787
10788
10789
10790
10791
10792
10793
10794
10795
10796
10797
10798
10799
10800
10801
10802
10803
10804
10805
10806
10807
10808
10809
10810
10811
10812
10813
10814
10815
10816
10817
10818
10819
10820
10821
10822
10823
10824
10825
10826
10827
10828
10829
10830
10831
10832
10833
10834
10835
10836
10837
10838
10839
10840
10841
10842
10843
10844
10845
10846
10847
10848
10849
10850
10851
10852
10853
10854
10855
10856
10857
10858
10859
10860
10861
10862
10863
10864
10865
10866
10867
10868
10869
10870
10871
10872
10873
10874
10875
10876
10877
10878
10879
10880
10881
10882
10883
10884
10885
10886
10887
10888
10889
10890
10891
10892
10893
10894
10895
10896
10897
10898
10899
10900
10901
10902
10903
10904
10905
10906
10907
10908
10909
10910
10911
10912
10913
10914
10915
10916
10917
10918
10919
10920
10921
10922
10923
10924
10925
10926
10927
10928
10929
10930
10931
10932
10933
10934
10935
10936
10937
10938
10939
10940
10941
10942
10943
10944
10945
10946
10947
10948
10949
10950
10951
10952
10953
10954
10955
10956
10957
10958
10959
10960
10961
10962
10963
10964
10965
10966
10967
10968
10969
10970
10971
10972
10973
10974
10975
10976
10977
10978
10979
10980
10981
10982
10983
10984
10985
10986
10987
10988
10989
10990
10991
10992
10993
10994
10995
10996
10997
10998
10999
11000
11001
11002
11003
11004
11005
11006
11007
11008
11009
11010
11011
11012
11013
11014
11015
11016
11017
11018
11019
11020
11021
11022
11023
11024
11025
11026
11027
11028
11029
11030
11031
11032
11033
11034
11035
11036
11037
11038
11039
11040
11041
11042
11043
11044
11045
11046
11047
11048
11049
11050
11051
11052
11053
11054
11055
11056
11057
11058
11059
11060
11061
11062
11063
11064
11065
11066
11067
11068
11069
11070
11071
11072
11073
11074
11075
11076
11077
11078
11079
11080
11081
11082
11083
11084
11085
11086
11087
11088
11089
11090
11091
11092
11093
11094
11095
11096
11097
11098
11099
11100
11101
11102
11103
11104
11105
11106
11107
11108
11109
11110
11111
11112
11113
11114
11115
11116
11117
11118
11119
11120
11121
11122
11123
11124
11125
11126
11127
11128
11129
11130
11131
11132
11133
11134
11135
11136
11137
11138
11139
11140
11141
11142
11143
11144
11145
11146
11147
11148
11149
11150
11151
11152
11153
11154
11155
11156
11157
11158
11159
11160
11161
11162
11163
11164
11165
11166
11167
11168
11169
11170
11171
11172
11173
11174
11175
11176
11177
11178
11179
11180
11181
11182
11183
11184
11185
11186
11187
11188
11189
11190
11191
11192
11193
11194
11195
11196
11197
11198
11199
11200
11201
11202
11203
11204
11205
11206
11207
11208
11209
11210
11211
11212
11213
11214
11215
11216
11217
11218
11219
11220
11221
11222
11223
11224
11225
11226
11227
11228
11229
11230
11231
11232
11233
11234
11235
11236
11237
11238
11239
11240
11241
11242
11243
11244
11245
11246
11247
11248
11249
11250
11251
11252
11253
11254
11255
11256
11257
11258
11259
11260
11261
11262
11263
11264
11265
11266
11267
11268
11269
11270
11271
11272
11273
11274
11275
11276
11277
11278
11279
11280
11281
11282
11283
11284
11285
11286
11287
11288
11289
11290
11291
11292
11293
11294
11295
11296
11297
11298
11299
11300
11301
11302
11303
11304
11305
11306
11307
11308
11309
11310
11311
11312
11313
11314
11315
11316
11317
11318
11319
11320
11321
11322
11323
11324
11325
11326
11327
11328
11329
11330
11331
11332
11333
11334
11335
11336
11337
11338
11339
11340
11341
11342
11343
11344
11345
11346
11347
11348
11349
11350
11351
11352
11353
11354
11355
11356
11357
11358
11359
11360
11361
11362
11363
11364
11365
11366
11367
11368
11369
11370
11371
11372
11373
11374
11375
11376
11377
11378
11379
11380
11381
11382
11383
11384
11385
11386
11387
11388
11389
11390
11391
11392
11393
11394
11395
11396
11397
11398
11399
11400
11401
11402
11403
11404
11405
11406
11407
11408
11409
11410
11411
11412
11413
11414
11415
11416
11417
11418
11419
11420
11421
11422
11423
11424
11425
11426
11427
11428
11429
11430
11431
11432
11433
11434
11435
11436
11437
11438
11439
11440
11441
11442
11443
11444
11445
11446
11447
11448
11449
11450
11451
11452
11453
11454
11455
11456
11457
11458
11459
11460
11461
11462
11463
11464
11465
11466
11467
11468
11469
11470
11471
11472
11473
11474
11475
11476
11477
11478
11479
11480
11481
11482
11483
11484
11485
11486
11487
11488
11489
11490
11491
11492
11493
11494
11495
11496
11497
11498
11499
11500
11501
11502
11503
11504
11505
11506
11507
11508
11509
11510
11511
11512
11513
11514
11515
11516
11517
11518
11519
11520
11521
11522
11523
11524
11525
11526
11527
11528
11529
11530
11531
11532
11533
11534
11535
11536
11537
11538
11539
11540
11541
11542
11543
11544
11545
11546
11547
11548
11549
11550
11551
11552
11553
11554
11555
11556
11557
11558
11559
11560
11561
11562
11563
11564
11565
11566
11567
11568
11569
11570
11571
11572
11573
11574
11575
11576
11577
11578
11579
11580
11581
11582
11583
11584
11585
11586
11587
11588
11589
11590
11591
11592
11593
11594
11595
11596
11597
11598
11599
11600
11601
11602
11603
11604
11605
11606
11607
11608
11609
11610
11611
11612
11613
11614
11615
11616
11617
11618
11619
11620
11621
11622
11623
11624
11625
11626
11627
11628
11629
11630
11631
11632
11633
11634
11635
11636
11637
11638
11639
11640
11641
11642
11643
11644
11645
11646
11647
11648
11649
11650
11651
11652
11653
11654
11655
11656
11657
11658
11659
11660
11661
11662
11663
11664
11665
11666
11667
11668
11669
11670
11671
11672
11673
11674
11675
11676
11677
11678
11679
11680
11681
11682
11683
11684
11685
11686
11687
11688
11689
11690
11691
11692
11693
11694
11695
11696
11697
11698
11699
11700
11701
11702
11703
11704
11705
11706
11707
11708
11709
11710
11711
11712
11713
11714
11715
11716
11717
11718
11719
11720
11721
11722
11723
11724
11725
11726
11727
11728
11729
11730
11731
11732
11733
11734
11735
11736
11737
11738
11739
11740
11741
11742
11743
11744
11745
11746
11747
11748
11749
11750
11751
11752
11753
11754
11755
11756
11757
11758
11759
11760
11761
11762
11763
11764
11765
11766
11767
11768
11769
11770
11771
11772
11773
11774
11775
11776
11777
11778
11779
11780
11781
11782
11783
11784
11785
11786
11787
11788
11789
11790
11791
11792
11793
11794
11795
11796
11797
11798
11799
11800
11801
11802
11803
11804
11805
11806
11807
11808
11809
11810
11811
11812
11813
11814
11815
11816
11817
11818
11819
11820
11821
11822
11823
11824
11825
11826
11827
11828
11829
11830
11831
11832
11833
11834
11835
11836
11837
11838
11839
11840
11841
11842
11843
11844
11845
11846
11847
11848
11849
11850
11851
11852
11853
11854
11855
11856
11857
11858
11859
11860
11861
11862
11863
11864
11865
11866
11867
11868
11869
11870
11871
11872
11873
11874
11875
11876
11877
11878
11879
11880
11881
11882
11883
11884
11885
11886
11887
11888
11889
11890
11891
11892
11893
11894
11895
11896
11897
11898
11899
11900
11901
11902
11903
11904
11905
11906
11907
11908
11909
11910
11911
11912
11913
11914
11915
11916
11917
11918
11919
11920
11921
11922
11923
11924
11925
11926
11927
11928
11929
11930
11931
11932
11933
11934
11935
11936
11937
11938
11939
11940
11941
11942
11943
11944
11945
11946
11947
11948
11949
11950
11951
11952
11953
11954
11955
11956
11957
11958
11959
11960
11961
11962
11963
11964
11965
11966
11967
11968
11969
11970
11971
11972
11973
11974
11975
11976
11977
11978
11979
11980
11981
11982
11983
11984
11985
11986
11987
11988
11989
11990
11991
11992
11993
11994
11995
11996
11997
11998
11999
12000
12001
12002
12003
12004
12005
12006
12007
12008
12009
12010
12011
12012
12013
12014
12015
12016
12017
12018
12019
12020
12021
12022
12023
12024
12025
12026
12027
12028
12029
12030
12031
12032
12033
12034
12035
12036
12037
12038
12039
12040
12041
12042
12043
12044
12045
12046
12047
12048
12049
12050
12051
12052
12053
12054
12055
12056
12057
12058
12059
12060
12061
12062
12063
12064
12065
12066
12067
12068
12069
12070
12071
12072
12073
12074
12075
12076
12077
12078
12079
12080
12081
12082
12083
12084
12085
12086
12087
12088
12089
12090
12091
12092
12093
12094
12095
12096
12097
12098
12099
12100
12101
12102
12103
12104
12105
12106
12107
12108
12109
12110
12111
12112
12113
12114
12115
12116
12117
12118
12119
12120
12121
12122
12123
12124
12125
12126
12127
12128
12129
12130
12131
12132
12133
12134
12135
12136
12137
12138
12139
12140
12141
12142
12143
12144
12145
12146
12147
12148
12149
12150
12151
12152
12153
12154
12155
12156
12157
12158
12159
12160
12161
12162
12163
12164
12165
12166
12167
12168
12169
12170
12171
12172
12173
12174
12175
12176
12177
12178
12179
12180
12181
12182
12183
12184
12185
12186
12187
12188
12189
12190
12191
12192
12193
12194
12195
12196
12197
12198
12199
12200
12201
12202
12203
12204
12205
12206
12207
12208
12209
12210
12211
12212
12213
12214
12215
12216
12217
12218
12219
12220
12221
12222
12223
12224
12225
12226
12227
12228
12229
12230
12231
12232
12233
12234
12235
12236
12237
12238
12239
12240
12241
12242
12243
12244
12245
12246
12247
12248
12249
12250
12251
12252
12253
12254
12255
12256
12257
12258
12259
12260
12261
12262
12263
12264
12265
12266
12267
12268
12269
12270
12271
12272
12273
12274
12275
12276
12277
12278
12279
12280
12281
12282
12283
12284
12285
12286
12287
12288
12289
12290
12291
12292
12293
12294
12295
12296
12297
12298
12299
12300
12301
12302
12303
12304
12305
12306
12307
12308
12309
12310
12311
12312
12313
12314
12315
12316
12317
12318
12319
12320
12321
12322
12323
12324
12325
12326
12327
12328
12329
12330
12331
12332
12333
12334
12335
12336
12337
12338
12339
12340
12341
12342
12343
12344
12345
12346
12347
12348
12349
12350
12351
12352
12353
12354
12355
12356
12357
12358
12359
12360
12361
12362
12363
12364
12365
12366
12367
12368
12369
12370
12371
12372
12373
12374
12375
12376
12377
12378
12379
12380
12381
12382
12383
12384
12385
12386
12387
12388
12389
12390
12391
12392
12393
12394
12395
12396
12397
12398
12399
12400
12401
12402
12403
12404
12405
12406
12407
12408
12409
12410
12411
12412
12413
12414
12415
12416
12417
12418
12419
12420
12421
12422
12423
12424
12425
12426
12427
12428
12429
12430
12431
12432
12433
12434
12435
12436
12437
12438
12439
12440
12441
12442
12443
12444
12445
12446
12447
12448
12449
12450
12451
12452
12453
12454
12455
12456
12457
12458
12459
12460
12461
12462
12463
12464
12465
12466
12467
12468
12469
12470
12471
12472
12473
12474
12475
12476
12477
12478
12479
12480
12481
12482
12483
12484
12485
12486
12487
12488
12489
12490
12491
12492
12493
12494
12495
12496
12497
12498
12499
12500
12501
12502
12503
12504
12505
12506
12507
12508
12509
12510
12511
12512
12513
12514
12515
12516
12517
12518
12519
12520
12521
12522
12523
12524
12525
12526
12527
12528
12529
12530
12531
12532
12533
12534
12535
12536
12537
12538
12539
12540
12541
12542
12543
12544
12545
12546
12547
12548
12549
12550
12551
12552
12553
12554
12555
12556
12557
12558
12559
12560
12561
12562
12563
12564
12565
12566
12567
12568
12569
12570
12571
12572
12573
12574
12575
12576
12577
12578
12579
12580
12581
12582
12583
12584
12585
12586
12587
12588
12589
12590
12591
12592
12593
12594
12595
12596
12597
12598
12599
12600
12601
12602
12603
12604
12605
12606
12607
12608
12609
12610
12611
12612
12613
12614
12615
12616
12617
12618
12619
12620
12621
12622
12623
12624
12625
12626
12627
12628
12629
12630
12631
12632
12633
12634
12635
12636
12637
12638
12639
12640
12641
12642
12643
12644
12645
12646
12647
12648
12649
12650
12651
12652
12653
12654
12655
12656
12657
12658
12659
12660
12661
12662
12663
12664
12665
12666
12667
12668
12669
12670
12671
12672
12673
12674
12675
12676
12677
12678
12679
12680
12681
12682
12683
12684
12685
12686
12687
12688
12689
12690
12691
12692
12693
12694
12695
12696
12697
12698
12699
12700
12701
12702
12703
12704
12705
12706
12707
12708
12709
12710
12711
12712
12713
12714
12715
12716
12717
12718
12719
12720
12721
12722
12723
12724
12725
12726
12727
12728
12729
12730
12731
12732
12733
12734
12735
12736
12737
12738
12739
12740
12741
12742
12743
12744
12745
12746
12747
12748
12749
12750
12751
12752
12753
12754
12755
12756
12757
12758
12759
12760
12761
12762
12763
12764
12765
12766
12767
12768
12769
12770
12771
12772
12773
12774
12775
12776
12777
12778
12779
12780
12781
12782
12783
12784
12785
12786
12787
12788
12789
12790
12791
12792
12793
12794
12795
12796
12797
12798
12799
12800
12801
12802
12803
12804
12805
12806
12807
12808
12809
12810
12811
12812
12813
12814
12815
12816
12817
12818
12819
12820
12821
12822
12823
12824
12825
12826
12827
12828
12829
12830
12831
12832
12833
12834
12835
12836
12837
12838
12839
12840
12841
12842
12843
12844
12845
12846
12847
12848
12849
12850
12851
12852
12853
12854
12855
12856
12857
12858
12859
12860
12861
12862
12863
12864
12865
12866
12867
12868
12869
12870
12871
12872
12873
12874
12875
12876
12877
12878
12879
12880
12881
12882
12883
12884
12885
12886
12887
12888
12889
12890
12891
12892
12893
12894
12895
12896
12897
12898
12899
12900
12901
12902
12903
12904
12905
12906
12907
12908
12909
12910
12911
12912
12913
12914
12915
12916
12917
12918
12919
12920
12921
12922
12923
12924
12925
12926
12927
12928
12929
12930
12931
12932
12933
12934
12935
12936
12937
12938
12939
12940
12941
12942
12943
12944
12945
12946
12947
12948
12949
12950
12951
12952
12953
12954
12955
12956
12957
12958
12959
12960
12961
12962
12963
12964
12965
12966
12967
12968
12969
12970
12971
12972
12973
12974
12975
12976
12977
12978
12979
12980
12981
12982
12983
12984
12985
12986
12987
12988
12989
12990
12991
12992
12993
12994
12995
12996
12997
12998
12999
13000
13001
13002
13003
13004
13005
13006
13007
13008
13009
13010
13011
13012
13013
13014
13015
13016
13017
13018
13019
13020
13021
13022
13023
13024
13025
13026
13027
13028
13029
13030
13031
13032
13033
13034
13035
13036
13037
13038
13039
13040
13041
13042
13043
13044
13045
13046
13047
13048
13049
13050
13051
13052
13053
13054
13055
13056
13057
13058
13059
13060
13061
13062
13063
13064
13065
13066
13067
13068
13069
13070
13071
13072
13073
13074
13075
13076
13077
13078
13079
13080
13081
13082
13083
13084
13085
13086
13087
13088
13089
13090
13091
13092
13093
13094
13095
13096
13097
13098
13099
13100
13101
13102
13103
13104
13105
13106
13107
13108
13109
13110
13111
13112
13113
13114
13115
13116
13117
13118
13119
13120
13121
13122
13123
13124
13125
13126
13127
13128
13129
13130
13131
13132
13133
13134
13135
13136
13137
13138
13139
13140
13141
13142
13143
13144
13145
13146
13147
13148
13149
13150
13151
13152
13153
13154
13155
13156
13157
13158
13159
13160
13161
13162
13163
13164
13165
13166
13167
13168
13169
13170
13171
13172
13173
13174
13175
13176
13177
13178
13179
13180
13181
13182
13183
13184
13185
13186
13187
13188
13189
13190
13191
13192
13193
13194
13195
13196
13197
13198
13199
13200
13201
13202
13203
13204
13205
13206
13207
13208
13209
13210
13211
13212
13213
13214
13215
13216
13217
13218
13219
13220
13221
13222
13223
13224
13225
13226
13227
13228
13229
13230
13231
13232
13233
13234
13235
13236
13237
13238
13239
13240
13241
13242
13243
13244
13245
13246
13247
13248
13249
13250
13251
13252
13253
13254
13255
13256
13257
13258
13259
13260
13261
13262
13263
13264
13265
13266
13267
13268
13269
13270
13271
13272
13273
13274
13275
13276
13277
13278
13279
13280
13281
13282
13283
13284
13285
13286
13287
13288
13289
13290
13291
13292
13293
13294
13295
13296
13297
13298
13299
13300
13301
13302
13303
13304
13305
13306
13307
13308
13309
13310
13311
13312
13313
13314
13315
13316
13317
13318
13319
13320
13321
13322
13323
13324
13325
13326
13327
13328
13329
13330
13331
13332
13333
13334
13335
13336
13337
13338
13339
13340
13341
13342
13343
13344
13345
13346
13347
13348
13349
13350
13351
13352
13353
13354
13355
13356
13357
13358
13359
13360
13361
13362
13363
13364
13365
13366
13367
13368
13369
13370
13371
13372
13373
13374
13375
13376
13377
13378
13379
13380
13381
13382
13383
13384
13385
13386
13387
13388
13389
13390
13391
13392
13393
13394
13395
13396
13397
13398
13399
13400
13401
13402
13403
13404
13405
13406
13407
13408
13409
13410
13411
13412
13413
13414
13415
13416
13417
13418
13419
13420
13421
13422
13423
13424
13425
13426
13427
13428
13429
13430
13431
13432
13433
13434
13435
13436
13437
13438
13439
13440
13441
13442
13443
13444
13445
13446
13447
13448
13449
13450
13451
13452
13453
13454
13455
13456
13457
13458
13459
13460
13461
13462
13463
13464
13465
13466
13467
13468
13469
13470
13471
13472
13473
13474
13475
13476
13477
13478
13479
13480
13481
13482
13483
13484
13485
13486
13487
13488
13489
13490
13491
13492
13493
13494
13495
13496
13497
13498
13499
13500
13501
13502
13503
13504
13505
13506
13507
13508
13509
13510
13511
13512
13513
13514
13515
13516
13517
13518
13519
13520
13521
13522
13523
13524
13525
13526
13527
13528
13529
13530
13531
13532
13533
13534
13535
13536
13537
13538
13539
13540
13541
13542
13543
13544
13545
13546
13547
13548
13549
13550
13551
13552
13553
13554
13555
13556
13557
13558
13559
13560
13561
13562
13563
13564
13565
13566
13567
13568
13569
13570
13571
13572
13573
13574
13575
13576
13577
13578
13579
13580
13581
13582
13583
13584
13585
13586
13587
13588
13589
13590
13591
13592
13593
13594
13595
13596
13597
13598
13599
13600
13601
13602
13603
13604
13605
13606
13607
13608
13609
13610
13611
13612
13613
13614
13615
13616
13617
13618
13619
13620
13621
13622
13623
13624
13625
13626
13627
13628
13629
13630
13631
13632
13633
13634
13635
13636
13637
13638
13639
13640
13641
13642
13643
13644
13645
13646
13647
13648
13649
13650
13651
13652
13653
13654
13655
13656
13657
13658
13659
13660
13661
13662
13663
13664
13665
13666
13667
13668
13669
13670
13671
13672
13673
13674
13675
13676
13677
13678
13679
13680
13681
13682
13683
13684
13685
13686
13687
13688
13689
13690
13691
13692
13693
13694
13695
13696
13697
13698
13699
13700
13701
13702
13703
13704
13705
13706
13707
13708
13709
13710
13711
13712
13713
13714
13715
13716
13717
13718
13719
13720
13721
13722
13723
13724
13725
13726
13727
13728
13729
13730
13731
13732
13733
13734
13735
13736
13737
13738
13739
13740
13741
13742
13743
13744
13745
13746
13747
13748
13749
13750
13751
13752
13753
13754
13755
13756
13757
13758
13759
13760
13761
13762
13763
13764
13765
13766
13767
13768
13769
13770
13771
13772
13773
13774
13775
13776
13777
13778
13779
13780
13781
13782
13783
13784
13785
13786
13787
13788
13789
13790
13791
13792
13793
13794
13795
13796
13797
13798
13799
13800
13801
13802
13803
13804
13805
13806
13807
13808
13809
13810
13811
13812
13813
13814
13815
13816
13817
13818
13819
13820
13821
13822
13823
13824
13825
13826
13827
13828
13829
13830
13831
13832
13833
13834
13835
13836
13837
13838
13839
13840
13841
13842
13843
13844
13845
13846
13847
13848
13849
13850
13851
13852
13853
13854
13855
13856
13857
13858
13859
13860
13861
13862
13863
13864
13865
13866
13867
13868
13869
13870
13871
13872
13873
13874
13875
13876
13877
13878
13879
13880
13881
13882
13883
13884
13885
13886
13887
13888
13889
13890
13891
13892
13893
13894
13895
13896
13897
13898
13899
13900
13901
13902
13903
13904
13905
13906
13907
13908
13909
13910
13911
13912
13913
13914
13915
13916
13917
13918
13919
13920
13921
13922
13923
13924
13925
13926
13927
13928
13929
13930
13931
13932
13933
13934
13935
13936
13937
13938
13939
13940
13941
13942
13943
13944
13945
13946
13947
13948
13949
13950
13951
13952
13953
13954
13955
13956
13957
13958
13959
13960
13961
13962
13963
13964
13965
13966
13967
13968
13969
13970
13971
13972
13973
13974
13975
13976
13977
13978
13979
13980
13981
13982
13983
13984
13985
13986
13987
13988
13989
13990
13991
13992
13993
13994
13995
13996
13997
13998
13999
14000
14001
14002
14003
14004
14005
14006
14007
14008
14009
14010
14011
14012
14013
14014
14015
14016
14017
14018
14019
14020
14021
14022
14023
14024
14025
14026
14027
14028
14029
14030
14031
14032
14033
14034
14035
14036
14037
14038
14039
14040
14041
14042
14043
14044
14045
14046
14047
14048
14049
14050
14051
14052
14053
14054
14055
14056
14057
14058
14059
14060
14061
14062
14063
14064
14065
14066
14067
14068
14069
14070
14071
14072
14073
14074
14075
14076
14077
14078
14079
14080
14081
14082
14083
14084
14085
14086
14087
14088
14089
14090
14091
14092
14093
14094
14095
14096
14097
14098
14099
14100
14101
14102
14103
14104
14105
14106
14107
14108
14109
14110
14111
14112
14113
14114
14115
14116
14117
14118
14119
14120
14121
14122
14123
14124
14125
14126
14127
14128
14129
14130
14131
14132
14133
14134
14135
14136
14137
14138
14139
14140
14141
14142
14143
14144
14145
14146
14147
14148
14149
14150
14151
14152
14153
14154
14155
14156
14157
14158
14159
14160
14161
14162
14163
14164
14165
14166
14167
14168
14169
14170
14171
14172
14173
14174
14175
14176
14177
14178
14179
14180
14181
14182
14183
14184
14185
14186
14187
14188
14189
14190
14191
14192
14193
14194
14195
14196
14197
14198
14199
14200
14201
14202
14203
14204
14205
14206
14207
14208
14209
14210
14211
14212
14213
14214
14215
14216
14217
14218
14219
14220
14221
14222
14223
14224
14225
14226
14227
14228
14229
14230
14231
14232
14233
14234
14235
14236
14237
14238
14239
14240
14241
14242
14243
14244
14245
14246
14247
14248
14249
14250
14251
14252
14253
14254
14255
14256
14257
14258
14259
14260
14261
14262
14263
14264
14265
14266
14267
14268
14269
14270
14271
14272
14273
14274
14275
14276
14277
14278
14279
14280
14281
14282
14283
14284
14285
14286
14287
14288
14289
14290
14291
14292
14293
14294
14295
14296
14297
14298
14299
14300
14301
14302
14303
14304
14305
14306
14307
14308
14309
14310
14311
14312
14313
14314
14315
14316
14317
14318
14319
14320
14321
14322
14323
14324
14325
14326
14327
14328
14329
14330
14331
14332
14333
14334
14335
14336
14337
14338
14339
14340
14341
14342
14343
14344
14345
14346
14347
14348
14349
14350
14351
14352
14353
14354
14355
14356
14357
14358
14359
14360
14361
14362
14363
14364
14365
14366
14367
14368
14369
14370
14371
14372
14373
14374
14375
14376
14377
14378
14379
14380
14381
14382
14383
14384
14385
14386
14387
14388
14389
14390
14391
14392
14393
14394
14395
14396
14397
14398
14399
14400
14401
14402
14403
14404
14405
14406
14407
14408
14409
14410
14411
14412
14413
14414
14415
14416
14417
14418
14419
14420
14421
14422
14423
14424
14425
14426
14427
14428
14429
14430
14431
14432
14433
14434
14435
14436
14437
14438
14439
14440
14441
14442
14443
14444
14445
14446
14447
14448
14449
14450
14451
14452
14453
14454
14455
14456
14457
14458
14459
14460
14461
14462
14463
14464
14465
14466
14467
14468
14469
14470
14471
14472
14473
14474
14475
14476
14477
14478
14479
14480
14481
14482
14483
14484
14485
14486
14487
14488
14489
14490
14491
14492
14493
14494
14495
14496
14497
14498
14499
14500
14501
14502
14503
14504
14505
14506
14507
14508
14509
14510
14511
14512
14513
14514
14515
14516
14517
14518
14519
14520
14521
14522
14523
14524
14525
14526
14527
14528
14529
14530
14531
14532
14533
14534
14535
14536
14537
14538
14539
14540
14541
14542
14543
14544
14545
14546
14547
14548
14549
14550
14551
14552
14553
14554
14555
14556
14557
14558
14559
14560
14561
14562
14563
14564
14565
14566
14567
14568
14569
14570
14571
14572
14573
14574
14575
14576
14577
14578
14579
14580
14581
14582
14583
14584
14585
14586
14587
14588
14589
14590
14591
14592
14593
14594
14595
14596
14597
14598
14599
14600
14601
14602
14603
14604
14605
14606
14607
14608
14609
14610
14611
14612
14613
14614
14615
14616
14617
14618
14619
14620
14621
14622
14623
14624
14625
14626
14627
14628
14629
14630
14631
14632
14633
14634
14635
14636
14637
14638
14639
14640
14641
14642
14643
14644
14645
14646
14647
14648
14649
14650
14651
14652
14653
14654
14655
14656
14657
14658
14659
14660
14661
14662
14663
14664
14665
14666
14667
14668
14669
14670
14671
14672
14673
14674
14675
14676
14677
14678
14679
14680
14681
14682
14683
14684
14685
14686
14687
14688
14689
14690
14691
14692
14693
14694
14695
14696
14697
14698
14699
14700
14701
14702
14703
14704
14705
14706
14707
14708
14709
14710
14711
14712
14713
14714
14715
14716
14717
14718
14719
14720
14721
14722
14723
14724
14725
14726
14727
14728
14729
14730
14731
14732
14733
14734
14735
14736
14737
14738
14739
14740
14741
14742
14743
14744
14745
14746
14747
14748
14749
14750
14751
14752
14753
14754
14755
14756
14757
14758
14759
14760
14761
14762
14763
14764
14765
14766
14767
14768
14769
14770
14771
14772
14773
14774
14775
14776
14777
14778
14779
14780
14781
14782
14783
14784
14785
14786
14787
14788
14789
14790
14791
14792
14793
14794
14795
14796
14797
14798
14799
14800
14801
14802
14803
14804
14805
14806
14807
14808
14809
14810
14811
14812
14813
14814
14815
14816
14817
14818
14819
14820
14821
14822
14823
14824
14825
14826
14827
14828
14829
14830
14831
14832
14833
14834
14835
14836
14837
14838
14839
14840
14841
14842
14843
14844
14845
14846
14847
14848
14849
14850
14851
14852
14853
14854
14855
14856
14857
14858
14859
14860
14861
14862
14863
14864
14865
14866
14867
14868
14869
14870
14871
14872
14873
14874
14875
14876
14877
14878
14879
14880
14881
14882
14883
14884
14885
14886
14887
14888
14889
14890
14891
14892
14893
14894
14895
14896
14897
14898
14899
14900
14901
14902
14903
14904
14905
14906
14907
14908
14909
14910
14911
14912
14913
14914
14915
14916
14917
14918
14919
14920
14921
14922
14923
14924
14925
14926
14927
14928
14929
14930
14931
14932
14933
14934
14935
14936
14937
14938
14939
14940
14941
14942
14943
14944
14945
14946
14947
14948
14949
14950
14951
14952
14953
14954
14955
14956
14957
14958
14959
14960
14961
14962
14963
14964
14965
14966
14967
14968
14969
14970
14971
14972
14973
14974
14975
14976
14977
14978
14979
14980
14981
14982
14983
14984
14985
14986
14987
14988
14989
14990
14991
14992
14993
14994
14995
14996
14997
14998
14999
15000
15001
15002
15003
15004
15005
15006
15007
15008
15009
15010
15011
15012
15013
15014
15015
15016
15017
15018
15019
15020
15021
15022
15023
15024
15025
15026
15027
15028
15029
15030
15031
15032
15033
15034
15035
15036
15037
15038
15039
15040
15041
15042
15043
15044
15045
15046
15047
15048
15049
15050
15051
15052
15053
15054
15055
15056
15057
15058
15059
15060
15061
15062
15063
15064
15065
15066
15067
15068
15069
15070
15071
15072
15073
15074
15075
15076
15077
15078
15079
15080
15081
15082
15083
15084
15085
15086
15087
15088
15089
15090
15091
15092
15093
15094
15095
15096
15097
15098
15099
15100
15101
15102
15103
15104
15105
15106
15107
15108
15109
15110
15111
15112
15113
15114
15115
15116
15117
15118
15119
15120
15121
15122
15123
15124
15125
15126
15127
15128
15129
15130
15131
15132
15133
15134
15135
15136
15137
15138
15139
15140
15141
15142
15143
15144
15145
15146
15147
15148
15149
15150
15151
15152
15153
15154
15155
15156
15157
15158
15159
15160
15161
15162
15163
15164
15165
15166
15167
15168
15169
15170
15171
15172
15173
15174
15175
15176
15177
15178
15179
15180
15181
15182
15183
15184
15185
15186
15187
15188
15189
15190
15191
15192
15193
15194
15195
15196
15197
15198
15199
15200
15201
15202
15203
15204
15205
15206
15207
15208
15209
15210
15211
15212
15213
15214
15215
15216
15217
15218
15219
15220
15221
15222
15223
15224
15225
15226
15227
15228
15229
15230
15231
15232
15233
15234
15235
15236
15237
15238
15239
15240
15241
15242
15243
15244
15245
15246
15247
15248
15249
15250
15251
15252
15253
15254
15255
15256
15257
15258
15259
15260
15261
15262
15263
15264
15265
15266
15267
15268
15269
15270
15271
15272
15273
15274
15275
15276
15277
15278
15279
15280
15281
15282
15283
15284
15285
15286
15287
15288
15289
15290
15291
15292
15293
15294
15295
15296
15297
15298
15299
15300
15301
15302
15303
15304
15305
15306
15307
15308
15309
15310
15311
15312
15313
15314
15315
15316
15317
15318
15319
15320
15321
15322
15323
15324
15325
15326
15327
15328
15329
15330
15331
15332
15333
15334
15335
15336
15337
15338
15339
15340
15341
15342
15343
15344
15345
15346
15347
15348
15349
15350
15351
15352
15353
15354
15355
15356
15357
15358
15359
15360
15361
15362
15363
15364
15365
15366
15367
15368
15369
15370
15371
15372
15373
15374
15375
15376
15377
15378
15379
15380
15381
15382
15383
15384
15385
15386
15387
15388
15389
15390
15391
15392
15393
15394
15395
15396
15397
15398
15399
15400
15401
15402
15403
15404
15405
15406
15407
15408
15409
15410
15411
15412
15413
15414
15415
15416
15417
15418
15419
15420
15421
15422
15423
15424
15425
15426
15427
15428
15429
15430
15431
15432
15433
15434
15435
15436
15437
15438
15439
15440
15441
15442
15443
15444
15445
15446
15447
15448
15449
15450
15451
15452
15453
15454
15455
15456
15457
15458
15459
15460
15461
15462
15463
15464
15465
15466
15467
15468
15469
15470
15471
15472
15473
15474
15475
15476
15477
15478
15479
15480
15481
15482
15483
15484
15485
15486
15487
15488
15489
15490
15491
15492
15493
15494
15495
15496
15497
15498
15499
15500
15501
15502
15503
15504
15505
15506
15507
15508
15509
15510
15511
15512
15513
15514
15515
15516
15517
15518
15519
15520
15521
15522
15523
15524
15525
15526
15527
15528
15529
15530
15531
15532
15533
15534
15535
15536
15537
15538
15539
15540
15541
15542
15543
15544
15545
15546
15547
15548
15549
15550
15551
15552
15553
15554
15555
15556
15557
15558
15559
15560
15561
15562
15563
15564
15565
15566
15567
15568
15569
15570
15571
15572
15573
15574
15575
15576
15577
15578
15579
15580
15581
15582
15583
15584
15585
15586
15587
15588
15589
15590
15591
15592
15593
15594
15595
15596
15597
15598
15599
15600
15601
15602
15603
15604
15605
15606
15607
15608
15609
15610
15611
15612
15613
15614
15615
15616
15617
15618
15619
15620
15621
15622
15623
15624
15625
15626
15627
15628
15629
15630
15631
15632
15633
15634
15635
15636
15637
15638
15639
15640
15641
15642
15643
15644
15645
15646
15647
15648
15649
15650
15651
15652
15653
15654
15655
15656
15657
15658
15659
15660
15661
15662
15663
15664
15665
15666
15667
15668
15669
15670
15671
15672
15673
15674
15675
15676
15677
15678
15679
15680
15681
15682
15683
15684
15685
15686
15687
15688
15689
15690
15691
15692
15693
15694
15695
15696
15697
15698
15699
15700
15701
15702
15703
15704
15705
15706
15707
15708
15709
15710
15711
15712
15713
15714
15715
15716
15717
15718
15719
15720
15721
15722
15723
15724
15725
15726
15727
15728
15729
15730
15731
15732
15733
15734
15735
15736
15737
15738
15739
15740
15741
15742
15743
15744
15745
15746
15747
15748
15749
15750
15751
15752
15753
15754
15755
15756
15757
15758
15759
15760
15761
15762
15763
15764
15765
15766
15767
15768
15769
15770
15771
15772
15773
15774
15775
15776
15777
15778
15779
15780
15781
15782
15783
15784
15785
15786
15787
15788
15789
15790
15791
15792
15793
15794
15795
15796
15797
15798
15799
15800
15801
15802
15803
15804
15805
15806
15807
15808
15809
15810
15811
15812
15813
15814
15815
15816
15817
15818
15819
15820
15821
15822
15823
15824
15825
15826
15827
15828
15829
15830
15831
15832
15833
15834
15835
15836
15837
15838
15839
15840
15841
15842
15843
15844
15845
15846
15847
15848
15849
15850
15851
15852
15853
15854
15855
15856
15857
15858
15859
15860
15861
15862
15863
15864
15865
15866
15867
15868
15869
15870
15871
15872
15873
15874
15875
15876
15877
15878
15879
15880
15881
15882
15883
15884
15885
15886
15887
15888
15889
15890
15891
15892
15893
15894
15895
15896
15897
15898
15899
15900
15901
15902
15903
15904
15905
15906
15907
15908
15909
15910
15911
15912
15913
15914
15915
15916
15917
15918
15919
15920
15921
15922
15923
15924
15925
15926
15927
15928
15929
15930
15931
15932
15933
15934
15935
15936
15937
15938
15939
15940
15941
15942
15943
15944
15945
15946
15947
15948
15949
15950
15951
15952
15953
15954
15955
15956
15957
15958
15959
15960
15961
15962
15963
15964
15965
15966
15967
15968
15969
15970
15971
15972
15973
15974
15975
15976
15977
15978
15979
15980
15981
15982
15983
15984
15985
15986
15987
15988
15989
15990
15991
15992
15993
15994
15995
15996
15997
15998
15999
16000
16001
16002
16003
16004
16005
16006
16007
16008
16009
16010
16011
16012
16013
16014
16015
16016
16017
16018
16019
16020
16021
16022
16023
16024
16025
16026
16027
16028
16029
16030
16031
16032
16033
16034
16035
16036
16037
16038
16039
16040
16041
16042
16043
16044
16045
16046
16047
16048
16049
16050
16051
16052
16053
16054
16055
16056
16057
16058
16059
16060
16061
16062
16063
16064
16065
16066
16067
16068
16069
16070
16071
16072
16073
16074
16075
16076
16077
16078
16079
16080
16081
16082
16083
16084
16085
16086
16087
16088
16089
16090
16091
16092
16093
16094
16095
16096
16097
16098
16099
16100
16101
16102
16103
16104
16105
16106
16107
16108
16109
16110
16111
16112
16113
16114
16115
16116
16117
16118
16119
16120
16121
16122
16123
16124
16125
16126
16127
16128
16129
16130
16131
16132
16133
16134
16135
16136
16137
16138
16139
16140
16141
16142
16143
16144
16145
16146
16147
16148
16149
16150
16151
16152
16153
16154
16155
16156
16157
16158
16159
16160
16161
16162
16163
16164
16165
16166
16167
16168
16169
16170
16171
16172
16173
16174
16175
16176
16177
16178
16179
16180
16181
16182
16183
16184
16185
16186
16187
16188
16189
16190
16191
16192
16193
16194
16195
16196
16197
16198
16199
16200
16201
16202
16203
16204
16205
16206
16207
16208
16209
16210
16211
16212
16213
16214
16215
16216
16217
16218
16219
16220
16221
16222
16223
16224
16225
16226
16227
16228
16229
16230
16231
16232
16233
16234
16235
16236
16237
16238
16239
16240
16241
16242
16243
16244
16245
16246
16247
16248
16249
16250
16251
16252
16253
16254
16255
16256
16257
16258
16259
16260
16261
16262
16263
16264
16265
16266
16267
16268
16269
16270
16271
16272
16273
16274
16275
16276
16277
16278
16279
16280
16281
16282
16283
16284
16285
16286
16287
16288
16289
16290
16291
16292
16293
16294
16295
16296
16297
16298
16299
16300
16301
16302
16303
16304
16305
16306
16307
16308
16309
16310
16311
16312
16313
16314
16315
16316
16317
16318
16319
16320
16321
16322
16323
16324
16325
16326
16327
16328
16329
16330
16331
16332
16333
16334
16335
16336
16337
16338
16339
16340
16341
16342
16343
16344
16345
16346
16347
16348
16349
16350
16351
16352
16353
16354
16355
16356
16357
16358
16359
16360
16361
16362
16363
16364
16365
16366
16367
16368
16369
16370
16371
16372
16373
16374
16375
16376
16377
16378
16379
16380
16381
16382
16383
16384
16385
16386
16387
16388
16389
16390
16391
16392
16393
16394
16395
16396
16397
16398
16399
16400
16401
16402
16403
16404
16405
16406
16407
16408
16409
16410
16411
16412
16413
16414
16415
16416
16417
16418
16419
16420
16421
16422
16423
16424
16425
16426
16427
16428
16429
16430
16431
16432
16433
16434
16435
16436
16437
16438
16439
16440
16441
16442
16443
16444
16445
16446
16447
16448
16449
16450
16451
16452
16453
16454
16455
16456
16457
16458
16459
16460
16461
16462
16463
16464
16465
16466
16467
16468
16469
16470
16471
16472
16473
16474
16475
16476
16477
16478
16479
16480
16481
16482
16483
16484
16485
16486
16487
16488
16489
16490
16491
16492
16493
16494
16495
16496
16497
16498
16499
16500
16501
16502
16503
16504
16505
16506
16507
16508
16509
16510
16511
16512
16513
16514
16515
16516
16517
16518
16519
16520
16521
16522
16523
16524
16525
16526
16527
16528
16529
16530
16531
16532
16533
16534
16535
16536
16537
16538
16539
16540
16541
16542
16543
16544
16545
16546
16547
16548
16549
16550
16551
16552
16553
16554
16555
16556
16557
16558
16559
16560
16561
16562
16563
16564
16565
16566
16567
16568
16569
16570
16571
16572
16573
16574
16575
16576
16577
16578
16579
16580
16581
16582
16583
16584
16585
16586
16587
16588
16589
16590
16591
16592
16593
16594
16595
16596
16597
16598
16599
16600
16601
16602
16603
16604
16605
16606
16607
16608
16609
16610
16611
16612
16613
16614
16615
16616
16617
16618
16619
16620
16621
16622
16623
16624
16625
16626
16627
16628
16629
16630
16631
16632
16633
16634
16635
16636
16637
16638
16639
16640
16641
16642
16643
16644
16645
16646
16647
16648
16649
16650
16651
16652
16653
16654
16655
16656
16657
16658
16659
16660
16661
16662
16663
16664
16665
16666
16667
16668
16669
16670
16671
16672
16673
16674
16675
16676
16677
16678
16679
16680
16681
16682
16683
16684
16685
16686
16687
16688
16689
16690
16691
16692
16693
16694
16695
16696
16697
16698
16699
16700
16701
16702
16703
16704
16705
16706
16707
16708
16709
16710
16711
16712
16713
16714
16715
16716
16717
16718
16719
16720
16721
16722
16723
16724
16725
16726
16727
16728
16729
16730
16731
16732
16733
16734
16735
16736
16737
16738
16739
16740
16741
16742
16743
16744
16745
16746
16747
16748
16749
16750
16751
16752
16753
16754
16755
16756
16757
16758
16759
16760
16761
16762
16763
16764
16765
16766
16767
16768
16769
16770
16771
16772
16773
16774
16775
16776
16777
16778
16779
16780
16781
16782
16783
16784
16785
16786
16787
16788
16789
16790
16791
16792
16793
16794
16795
16796
16797
16798
16799
16800
16801
16802
16803
16804
16805
16806
16807
16808
16809
16810
16811
16812
16813
16814
16815
16816
16817
16818
16819
16820
16821
16822
16823
16824
16825
16826
16827
16828
16829
16830
16831
16832
16833
16834
16835
16836
16837
16838
16839
16840
16841
16842
16843
16844
16845
16846
16847
16848
16849
16850
16851
16852
16853
16854
16855
16856
16857
16858
16859
16860
16861
16862
16863
16864
16865
16866
16867
16868
16869
16870
16871
16872
16873
16874
16875
16876
16877
16878
16879
16880
16881
16882
16883
16884
16885
16886
16887
16888
16889
16890
16891
16892
16893
16894
16895
16896
16897
16898
16899
16900
16901
16902
16903
16904
16905
16906
16907
16908
16909
16910
16911
16912
16913
16914
16915
16916
16917
16918
16919
16920
16921
16922
16923
16924
16925
16926
16927
16928
16929
16930
16931
16932
16933
16934
16935
16936
16937
16938
16939
16940
16941
16942
16943
16944
16945
16946
16947
16948
16949
16950
16951
16952
16953
16954
16955
16956
16957
16958
16959
16960
16961
16962
16963
16964
16965
16966
16967
16968
16969
16970
16971
16972
16973
16974
16975
16976
16977
16978
16979
16980
16981
16982
16983
16984
16985
16986
16987
16988
16989
16990
16991
16992
16993
16994
16995
16996
16997
16998
16999
17000
17001
17002
17003
17004
17005
17006
17007
17008
17009
17010
17011
17012
17013
17014
17015
17016
17017
17018
17019
17020
17021
17022
17023
17024
17025
17026
17027
17028
17029
17030
17031
17032
17033
17034
17035
17036
17037
17038
17039
17040
17041
17042
17043
17044
17045
17046
17047
17048
17049
17050
17051
17052
17053
17054
17055
17056
17057
17058
17059
17060
17061
17062
17063
17064
17065
17066
17067
17068
17069
17070
17071
17072
17073
17074
17075
17076
17077
17078
17079
17080
17081
17082
17083
17084
17085
17086
17087
17088
17089
17090
17091
17092
17093
17094
17095
17096
17097
17098
17099
17100
17101
17102
17103
17104
17105
17106
17107
17108
17109
17110
17111
17112
17113
17114
17115
17116
17117
17118
17119
17120
17121
17122
17123
17124
17125
17126
17127
17128
17129
17130
17131
17132
17133
17134
17135
17136
17137
17138
17139
17140
17141
17142
17143
17144
17145
17146
17147
17148
17149
17150
17151
17152
17153
17154
17155
17156
17157
17158
17159
17160
17161
17162
17163
17164
17165
17166
17167
17168
17169
17170
17171
17172
17173
17174
17175
17176
17177
17178
17179
17180
17181
17182
17183
17184
17185
17186
17187
17188
17189
17190
17191
17192
17193
17194
17195
17196
17197
17198
17199
17200
17201
17202
17203
17204
17205
17206
17207
17208
17209
17210
17211
17212
17213
17214
17215
17216
17217
17218
17219
17220
17221
17222
17223
17224
17225
17226
17227
17228
17229
17230
17231
17232
17233
17234
17235
17236
17237
17238
17239
17240
17241
17242
17243
17244
17245
17246
17247
17248
17249
17250
17251
17252
17253
17254
17255
17256
17257
17258
17259
17260
17261
17262
17263
17264
17265
17266
17267
17268
17269
17270
17271
17272
17273
17274
17275
17276
17277
17278
17279
17280
17281
17282
17283
17284
17285
17286
17287
17288
17289
17290
17291
17292
17293
17294
17295
17296
17297
17298
17299
17300
17301
17302
17303
17304
17305
17306
17307
17308
17309
17310
17311
17312
17313
17314
17315
17316
17317
17318
17319
17320
17321
17322
17323
17324
17325
17326
17327
17328
17329
17330
17331
17332
17333
17334
17335
17336
17337
17338
17339
17340
17341
17342
17343
17344
17345
17346
17347
17348
17349
17350
17351
17352
17353
17354
17355
17356
17357
17358
17359
17360
17361
17362
17363
17364
17365
17366
17367
17368
17369
17370
17371
17372
17373
17374
17375
17376
17377
17378
17379
17380
17381
17382
17383
17384
17385
17386
17387
17388
17389
17390
17391
17392
17393
17394
17395
17396
17397
17398
17399
17400
17401
17402
17403
17404
17405
17406
17407
17408
17409
17410
17411
17412
17413
17414
17415
17416
17417
17418
17419
17420
17421
17422
17423
17424
17425
17426
17427
17428
17429
17430
17431
17432
17433
17434
17435
17436
17437
17438
17439
17440
17441
17442
17443
17444
17445
17446
17447
17448
17449
17450
17451
17452
17453
17454
17455
17456
17457
17458
17459
17460
17461
17462
17463
17464
17465
17466
17467
17468
17469
17470
17471
17472
17473
17474
17475
17476
17477
17478
17479
17480
17481
17482
17483
17484
17485
17486
17487
17488
17489
17490
17491
17492
17493
17494
17495
17496
17497
17498
17499
17500
17501
17502
17503
17504
17505
17506
17507
17508
17509
17510
17511
17512
17513
17514
17515
17516
17517
17518
17519
17520
17521
17522
17523
17524
17525
17526
17527
17528
17529
17530
17531
17532
17533
17534
17535
17536
17537
17538
17539
17540
17541
17542
17543
17544
17545
17546
17547
17548
17549
17550
17551
17552
17553
17554
17555
17556
17557
17558
17559
17560
17561
17562
17563
17564
17565
17566
17567
17568
17569
17570
17571
17572
17573
17574
17575
17576
17577
17578
17579
17580
17581
17582
17583
17584
17585
17586
17587
17588
17589
17590
17591
17592
17593
17594
17595
17596
17597
17598
17599
17600
17601
17602
17603
17604
17605
17606
17607
17608
17609
17610
17611
17612
17613
17614
17615
17616
17617
17618
17619
17620
17621
17622
17623
17624
17625
17626
17627
17628
17629
17630
17631
17632
17633
17634
17635
17636
17637
17638
17639
17640
17641
17642
17643
17644
17645
17646
17647
17648
17649
17650
17651
17652
17653
17654
17655
17656
17657
17658
17659
17660
17661
17662
17663
17664
17665
17666
17667
17668
17669
17670
17671
17672
17673
17674
17675
17676
17677
17678
17679
17680
17681
17682
17683
17684
17685
17686
17687
17688
17689
17690
17691
17692
17693
17694
17695
17696
17697
17698
17699
17700
17701
17702
17703
17704
17705
17706
17707
17708
17709
17710
17711
17712
17713
17714
17715
17716
17717
17718
17719
17720
17721
17722
17723
17724
17725
17726
17727
17728
17729
17730
17731
17732
17733
17734
17735
17736
17737
17738
17739
17740
17741
17742
17743
17744
17745
17746
17747
17748
17749
17750
17751
17752
17753
17754
17755
17756
17757
17758
17759
17760
17761
17762
17763
17764
17765
17766
17767
17768
17769
17770
17771
17772
17773
17774
17775
17776
17777
17778
17779
17780
17781
17782
17783
17784
17785
17786
17787
17788
17789
17790
17791
17792
17793
17794
17795
17796
17797
17798
17799
17800
17801
17802
17803
17804
17805
17806
17807
17808
17809
17810
17811
17812
17813
17814
17815
17816
17817
17818
17819
17820
17821
17822
17823
17824
17825
17826
17827
17828
17829
17830
17831
17832
17833
17834
17835
17836
17837
17838
17839
17840
17841
17842
17843
17844
17845
17846
17847
17848
17849
17850
17851
17852
17853
17854
17855
17856
17857
17858
17859
17860
17861
17862
17863
17864
17865
17866
17867
17868
17869
17870
17871
17872
17873
17874
17875
17876
17877
17878
17879
17880
17881
17882
17883
17884
17885
17886
17887
17888
17889
17890
17891
17892
17893
17894
17895
17896
17897
17898
17899
17900
17901
17902
17903
17904
17905
17906
17907
17908
17909
17910
17911
17912
17913
17914
17915
17916
17917
17918
17919
17920
17921
17922
17923
17924
17925
17926
17927
17928
17929
17930
17931
17932
17933
17934
17935
17936
17937
17938
17939
17940
17941
17942
17943
17944
17945
17946
17947
17948
17949
17950
17951
17952
17953
17954
17955
17956
17957
17958
17959
17960
17961
17962
17963
17964
17965
17966
17967
17968
17969
17970
17971
17972
17973
17974
17975
17976
17977
17978
17979
17980
17981
17982
17983
17984
17985
17986
17987
17988
17989
17990
17991
17992
17993
17994
17995
17996
17997
17998
17999
18000
18001
18002
18003
18004
18005
18006
18007
18008
18009
18010
18011
18012
18013
18014
18015
18016
18017
18018
18019
18020
18021
18022
18023
18024
18025
18026
18027
18028
18029
18030
18031
18032
18033
18034
18035
18036
18037
18038
18039
18040
18041
18042
18043
18044
18045
18046
18047
18048
18049
18050
18051
18052
18053
18054
18055
18056
18057
18058
18059
18060
18061
18062
18063
18064
18065
18066
18067
18068
18069
18070
18071
18072
18073
18074
18075
18076
18077
18078
18079
18080
18081
18082
18083
18084
18085
18086
18087
18088
18089
18090
18091
18092
18093
18094
18095
18096
18097
18098
18099
18100
18101
18102
18103
18104
18105
18106
18107
18108
18109
18110
18111
18112
18113
18114
18115
18116
18117
18118
18119
18120
18121
18122
18123
18124
18125
18126
18127
18128
18129
18130
18131
18132
18133
18134
18135
18136
18137
18138
18139
18140
18141
18142
18143
18144
18145
18146
18147
18148
18149
18150
18151
18152
18153
18154
18155
18156
18157
18158
18159
18160
18161
18162
18163
18164
18165
18166
18167
18168
18169
18170
18171
18172
18173
18174
18175
18176
18177
18178
18179
18180
18181
18182
18183
18184
18185
18186
18187
18188
18189
18190
18191
18192
18193
18194
18195
18196
18197
18198
18199
18200
18201
18202
18203
18204
18205
18206
18207
18208
18209
/*
 * Copyright (C) 2017  Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */
#ifndef _dce_12_0_OFFSET_HEADER
#define _dce_12_0_OFFSET_HEADER



// addressBlock: dce_dc_dispdec_VGA_MEM_WRITE_PAGE_ADDR
// base address: 0x48
#define mmdispdec_VGA_MEM_WRITE_PAGE_ADDR                                                              0x0012
#define mmdispdec_VGA_MEM_WRITE_PAGE_ADDR_BASE_IDX                                                     0


// addressBlock: dce_dc_dispdec_VGA_MEM_READ_PAGE_ADDR
// base address: 0x4c
#define mmdispdec_VGA_MEM_READ_PAGE_ADDR                                                               0x0014
#define mmdispdec_VGA_MEM_READ_PAGE_ADDR_BASE_IDX                                                      0


// addressBlock: dce_dc_dc_perfmon0_dispdec
// base address: 0x0
#define mmDC_PERFMON0_PERFCOUNTER_CNTL                                                                 0x0020
#define mmDC_PERFMON0_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON0_PERFCOUNTER_CNTL2                                                                0x0021
#define mmDC_PERFMON0_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON0_PERFCOUNTER_STATE                                                                0x0022
#define mmDC_PERFMON0_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON0_PERFMON_CNTL                                                                     0x0023
#define mmDC_PERFMON0_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON0_PERFMON_CNTL2                                                                    0x0024
#define mmDC_PERFMON0_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC                                                          0x0025
#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON0_PERFMON_CVALUE_LOW                                                               0x0026
#define mmDC_PERFMON0_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON0_PERFMON_HI                                                                       0x0027
#define mmDC_PERFMON0_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON0_PERFMON_LOW                                                                      0x0028
#define mmDC_PERFMON0_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_dc_perfmon13_dispdec
// base address: 0x30
#define mmDC_PERFMON13_PERFCOUNTER_CNTL                                                                0x002c
#define mmDC_PERFMON13_PERFCOUNTER_CNTL_BASE_IDX                                                       2
#define mmDC_PERFMON13_PERFCOUNTER_CNTL2                                                               0x002d
#define mmDC_PERFMON13_PERFCOUNTER_CNTL2_BASE_IDX                                                      2
#define mmDC_PERFMON13_PERFCOUNTER_STATE                                                               0x002e
#define mmDC_PERFMON13_PERFCOUNTER_STATE_BASE_IDX                                                      2
#define mmDC_PERFMON13_PERFMON_CNTL                                                                    0x002f
#define mmDC_PERFMON13_PERFMON_CNTL_BASE_IDX                                                           2
#define mmDC_PERFMON13_PERFMON_CNTL2                                                                   0x0030
#define mmDC_PERFMON13_PERFMON_CNTL2_BASE_IDX                                                          2
#define mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC                                                         0x0031
#define mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2
#define mmDC_PERFMON13_PERFMON_CVALUE_LOW                                                              0x0032
#define mmDC_PERFMON13_PERFMON_CVALUE_LOW_BASE_IDX                                                     2
#define mmDC_PERFMON13_PERFMON_HI                                                                      0x0033
#define mmDC_PERFMON13_PERFMON_HI_BASE_IDX                                                             2
#define mmDC_PERFMON13_PERFMON_LOW                                                                     0x0034
#define mmDC_PERFMON13_PERFMON_LOW_BASE_IDX                                                            2


// addressBlock: dce_dc_dc_displaypllregs_dispdec
// base address: 0x0
#define mmPPLL_VREG_CFG                                                                                0x0038
#define mmPPLL_VREG_CFG_BASE_IDX                                                                       2
#define mmPPLL_MODE_CNTL                                                                               0x0039
#define mmPPLL_MODE_CNTL_BASE_IDX                                                                      2
#define mmPPLL_FREQ_CTRL0                                                                              0x003a
#define mmPPLL_FREQ_CTRL0_BASE_IDX                                                                     2
#define mmPPLL_FREQ_CTRL1                                                                              0x003b
#define mmPPLL_FREQ_CTRL1_BASE_IDX                                                                     2
#define mmPPLL_FREQ_CTRL2                                                                              0x003c
#define mmPPLL_FREQ_CTRL2_BASE_IDX                                                                     2
#define mmPPLL_FREQ_CTRL3                                                                              0x003d
#define mmPPLL_FREQ_CTRL3_BASE_IDX                                                                     2
#define mmPPLL_BW_CTRL_COARSE                                                                          0x003e
#define mmPPLL_BW_CTRL_COARSE_BASE_IDX                                                                 2
#define mmPPLL_BW_CTRL_FINE                                                                            0x0040
#define mmPPLL_BW_CTRL_FINE_BASE_IDX                                                                   2
#define mmPPLL_CAL_CTRL                                                                                0x0041
#define mmPPLL_CAL_CTRL_BASE_IDX                                                                       2
#define mmPPLL_LOOP_CTRL                                                                               0x0042
#define mmPPLL_LOOP_CTRL_BASE_IDX                                                                      2
#define mmPPLL_REFCLK_CNTL                                                                             0x0050
#define mmPPLL_REFCLK_CNTL_BASE_IDX                                                                    2
#define mmPPLL_CLKOUT_CNTL                                                                             0x0051
#define mmPPLL_CLKOUT_CNTL_BASE_IDX                                                                    2
#define mmPPLL_DFT_CNTL                                                                                0x0052
#define mmPPLL_DFT_CNTL_BASE_IDX                                                                       2
#define mmPPLL_ANALOG_CNTL                                                                             0x0053
#define mmPPLL_ANALOG_CNTL_BASE_IDX                                                                    2
#define mmPPLL_POSTDIV                                                                                 0x0054
#define mmPPLL_POSTDIV_BASE_IDX                                                                        2
#define mmPPLL_OBSERVE0                                                                                0x0059
#define mmPPLL_OBSERVE0_BASE_IDX                                                                       2
#define mmPPLL_OBSERVE1                                                                                0x005a
#define mmPPLL_OBSERVE1_BASE_IDX                                                                       2
#define mmPPLL_UPDATE_CNTL                                                                             0x005c
#define mmPPLL_UPDATE_CNTL_BASE_IDX                                                                    2
#define mmPPLL_OBSERVE0_OUT                                                                            0x005d
#define mmPPLL_OBSERVE0_OUT_BASE_IDX                                                                   2


// addressBlock: dce_dc_dccg_pll0_dispdec
// base address: 0x0
#define mmPLL_MACRO_CNTL_RESERVED0                                                                     0x0038
#define mmPLL_MACRO_CNTL_RESERVED0_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED1                                                                     0x0039
#define mmPLL_MACRO_CNTL_RESERVED1_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED2                                                                     0x003a
#define mmPLL_MACRO_CNTL_RESERVED2_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED3                                                                     0x003b
#define mmPLL_MACRO_CNTL_RESERVED3_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED4                                                                     0x003c
#define mmPLL_MACRO_CNTL_RESERVED4_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED5                                                                     0x003d
#define mmPLL_MACRO_CNTL_RESERVED5_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED6                                                                     0x003e
#define mmPLL_MACRO_CNTL_RESERVED6_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED7                                                                     0x003f
#define mmPLL_MACRO_CNTL_RESERVED7_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED8                                                                     0x0040
#define mmPLL_MACRO_CNTL_RESERVED8_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED9                                                                     0x0041
#define mmPLL_MACRO_CNTL_RESERVED9_BASE_IDX                                                            2
#define mmPLL_MACRO_CNTL_RESERVED10                                                                    0x0042
#define mmPLL_MACRO_CNTL_RESERVED10_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED11                                                                    0x0043
#define mmPLL_MACRO_CNTL_RESERVED11_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED12                                                                    0x0044
#define mmPLL_MACRO_CNTL_RESERVED12_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED13                                                                    0x0045
#define mmPLL_MACRO_CNTL_RESERVED13_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED14                                                                    0x0046
#define mmPLL_MACRO_CNTL_RESERVED14_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED15                                                                    0x0047
#define mmPLL_MACRO_CNTL_RESERVED15_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED16                                                                    0x0048
#define mmPLL_MACRO_CNTL_RESERVED16_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED17                                                                    0x0049
#define mmPLL_MACRO_CNTL_RESERVED17_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED18                                                                    0x004a
#define mmPLL_MACRO_CNTL_RESERVED18_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED19                                                                    0x004b
#define mmPLL_MACRO_CNTL_RESERVED19_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED20                                                                    0x004c
#define mmPLL_MACRO_CNTL_RESERVED20_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED21                                                                    0x004d
#define mmPLL_MACRO_CNTL_RESERVED21_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED22                                                                    0x004e
#define mmPLL_MACRO_CNTL_RESERVED22_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED23                                                                    0x004f
#define mmPLL_MACRO_CNTL_RESERVED23_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED24                                                                    0x0050
#define mmPLL_MACRO_CNTL_RESERVED24_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED25                                                                    0x0051
#define mmPLL_MACRO_CNTL_RESERVED25_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED26                                                                    0x0052
#define mmPLL_MACRO_CNTL_RESERVED26_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED27                                                                    0x0053
#define mmPLL_MACRO_CNTL_RESERVED27_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED28                                                                    0x0054
#define mmPLL_MACRO_CNTL_RESERVED28_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED29                                                                    0x0055
#define mmPLL_MACRO_CNTL_RESERVED29_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED30                                                                    0x0056
#define mmPLL_MACRO_CNTL_RESERVED30_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED31                                                                    0x0057
#define mmPLL_MACRO_CNTL_RESERVED31_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED32                                                                    0x0058
#define mmPLL_MACRO_CNTL_RESERVED32_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED33                                                                    0x0059
#define mmPLL_MACRO_CNTL_RESERVED33_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED34                                                                    0x005a
#define mmPLL_MACRO_CNTL_RESERVED34_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED35                                                                    0x005b
#define mmPLL_MACRO_CNTL_RESERVED35_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED36                                                                    0x005c
#define mmPLL_MACRO_CNTL_RESERVED36_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED37                                                                    0x005d
#define mmPLL_MACRO_CNTL_RESERVED37_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED38                                                                    0x005e
#define mmPLL_MACRO_CNTL_RESERVED38_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED39                                                                    0x005f
#define mmPLL_MACRO_CNTL_RESERVED39_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED40                                                                    0x0060
#define mmPLL_MACRO_CNTL_RESERVED40_BASE_IDX                                                           2
#define mmPLL_MACRO_CNTL_RESERVED41                                                                    0x0061
#define mmPLL_MACRO_CNTL_RESERVED41_BASE_IDX                                                           2


// addressBlock: dce_dc_dc_perfmon1_dispdec
// base address: 0x598
#define mmDC_PERFMON1_PERFCOUNTER_CNTL                                                                 0x0186
#define mmDC_PERFMON1_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON1_PERFCOUNTER_CNTL2                                                                0x0187
#define mmDC_PERFMON1_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON1_PERFCOUNTER_STATE                                                                0x0188
#define mmDC_PERFMON1_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON1_PERFMON_CNTL                                                                     0x0189
#define mmDC_PERFMON1_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON1_PERFMON_CNTL2                                                                    0x018a
#define mmDC_PERFMON1_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC                                                          0x018b
#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON1_PERFMON_CVALUE_LOW                                                               0x018c
#define mmDC_PERFMON1_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON1_PERFMON_HI                                                                       0x018d
#define mmDC_PERFMON1_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON1_PERFMON_LOW                                                                      0x018e
#define mmDC_PERFMON1_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_mcif_wb0_dispdec
// base address: 0x0
#define mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL                                                           0x0272
#define mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                  2
#define mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R                                                           0x0273
#define mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R_BASE_IDX                                                  2
#define mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS                                                               0x0274
#define mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS_BASE_IDX                                                      2
#define mmMCIF_WB0_MCIF_WB_BUF_PITCH                                                                   0x0275
#define mmMCIF_WB0_MCIF_WB_BUF_PITCH_BASE_IDX                                                          2
#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS                                                                0x0276
#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2                                                               0x0277
#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS                                                                0x0278
#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2                                                               0x0279
#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS                                                                0x027a
#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2                                                               0x027b
#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS                                                                0x027c
#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2                                                               0x027d
#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL                                                         0x027e
#define mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_SCLK_CHANGE                                                                 0x027f
#define mmMCIF_WB0_MCIF_WB_SCLK_CHANGE_BASE_IDX                                                        2
#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y                                                                0x0282
#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET                                                         0x0283
#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C                                                                0x0284
#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET                                                         0x0285
#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y                                                                0x0286
#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET                                                         0x0287
#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C                                                                0x0288
#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET                                                         0x0289
#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y                                                                0x028a
#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET                                                         0x028b
#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C                                                                0x028c
#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET                                                         0x028d
#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y                                                                0x028e
#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET                                                         0x028f
#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C                                                                0x0290
#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET                                                         0x0291
#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL                                                          0x0292
#define mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                 2
#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                 0x0293
#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                        2
#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL                                                           0x0294
#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                  2
#define mmMCIF_WB0_MCIF_WB_WATERMARK                                                                   0x0295
#define mmMCIF_WB0_MCIF_WB_WATERMARK_BASE_IDX                                                          2
#define mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL                                                         0x0296
#define mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                2
#define mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL                                                                0x0297
#define mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL                                                        0x0298
#define mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                               2
#define mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL                                                                0x0299
#define mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL_BASE_IDX                                                       2
#define mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE                                                               0x029b
#define mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                      2
#define mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE                                                             0x029c
#define mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                    2


// addressBlock: dce_dc_mcif_wb1_dispdec
// base address: 0x100
#define mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL                                                           0x02b2
#define mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                  2
#define mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R                                                           0x02b3
#define mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R_BASE_IDX                                                  2
#define mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS                                                               0x02b4
#define mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS_BASE_IDX                                                      2
#define mmMCIF_WB1_MCIF_WB_BUF_PITCH                                                                   0x02b5
#define mmMCIF_WB1_MCIF_WB_BUF_PITCH_BASE_IDX                                                          2
#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS                                                                0x02b6
#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2                                                               0x02b7
#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS                                                                0x02b8
#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2                                                               0x02b9
#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS                                                                0x02ba
#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2                                                               0x02bb
#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS                                                                0x02bc
#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2                                                               0x02bd
#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL                                                         0x02be
#define mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_SCLK_CHANGE                                                                 0x02bf
#define mmMCIF_WB1_MCIF_WB_SCLK_CHANGE_BASE_IDX                                                        2
#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y                                                                0x02c2
#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET                                                         0x02c3
#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C                                                                0x02c4
#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET                                                         0x02c5
#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y                                                                0x02c6
#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET                                                         0x02c7
#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C                                                                0x02c8
#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET                                                         0x02c9
#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y                                                                0x02ca
#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET                                                         0x02cb
#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C                                                                0x02cc
#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET                                                         0x02cd
#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y                                                                0x02ce
#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET                                                         0x02cf
#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C                                                                0x02d0
#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET                                                         0x02d1
#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL                                                          0x02d2
#define mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                 2
#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                 0x02d3
#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                        2
#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL                                                           0x02d4
#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                  2
#define mmMCIF_WB1_MCIF_WB_WATERMARK                                                                   0x02d5
#define mmMCIF_WB1_MCIF_WB_WATERMARK_BASE_IDX                                                          2
#define mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL                                                         0x02d6
#define mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                2
#define mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL                                                                0x02d7
#define mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL                                                        0x02d8
#define mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                               2
#define mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL                                                                0x02d9
#define mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL_BASE_IDX                                                       2
#define mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE                                                               0x02db
#define mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                      2
#define mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE                                                             0x02dc
#define mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                    2


// addressBlock: dce_dc_mcif_wb2_dispdec
// base address: 0x200
#define mmMCIF_WB2_MCIF_WB_BUFMGR_SW_CONTROL                                                           0x02f2
#define mmMCIF_WB2_MCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                  2
#define mmMCIF_WB2_MCIF_WB_BUFMGR_CUR_LINE_R                                                           0x02f3
#define mmMCIF_WB2_MCIF_WB_BUFMGR_CUR_LINE_R_BASE_IDX                                                  2
#define mmMCIF_WB2_MCIF_WB_BUFMGR_STATUS                                                               0x02f4
#define mmMCIF_WB2_MCIF_WB_BUFMGR_STATUS_BASE_IDX                                                      2
#define mmMCIF_WB2_MCIF_WB_BUF_PITCH                                                                   0x02f5
#define mmMCIF_WB2_MCIF_WB_BUF_PITCH_BASE_IDX                                                          2
#define mmMCIF_WB2_MCIF_WB_BUF_1_STATUS                                                                0x02f6
#define mmMCIF_WB2_MCIF_WB_BUF_1_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_1_STATUS2                                                               0x02f7
#define mmMCIF_WB2_MCIF_WB_BUF_1_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB2_MCIF_WB_BUF_2_STATUS                                                                0x02f8
#define mmMCIF_WB2_MCIF_WB_BUF_2_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_2_STATUS2                                                               0x02f9
#define mmMCIF_WB2_MCIF_WB_BUF_2_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB2_MCIF_WB_BUF_3_STATUS                                                                0x02fa
#define mmMCIF_WB2_MCIF_WB_BUF_3_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_3_STATUS2                                                               0x02fb
#define mmMCIF_WB2_MCIF_WB_BUF_3_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB2_MCIF_WB_BUF_4_STATUS                                                                0x02fc
#define mmMCIF_WB2_MCIF_WB_BUF_4_STATUS_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_4_STATUS2                                                               0x02fd
#define mmMCIF_WB2_MCIF_WB_BUF_4_STATUS2_BASE_IDX                                                      2
#define mmMCIF_WB2_MCIF_WB_ARBITRATION_CONTROL                                                         0x02fe
#define mmMCIF_WB2_MCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_SCLK_CHANGE                                                                 0x02ff
#define mmMCIF_WB2_MCIF_WB_SCLK_CHANGE_BASE_IDX                                                        2
#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y                                                                0x0302
#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_OFFSET                                                         0x0303
#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C                                                                0x0304
#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_OFFSET                                                         0x0305
#define mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y                                                                0x0306
#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_OFFSET                                                         0x0307
#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C                                                                0x0308
#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_OFFSET                                                         0x0309
#define mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y                                                                0x030a
#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_OFFSET                                                         0x030b
#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C                                                                0x030c
#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_OFFSET                                                         0x030d
#define mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y                                                                0x030e
#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_OFFSET                                                         0x030f
#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C                                                                0x0310
#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_OFFSET                                                         0x0311
#define mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_OFFSET_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_BUFMGR_VCE_CONTROL                                                          0x0312
#define mmMCIF_WB2_MCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                 2
#define mmMCIF_WB2_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                 0x0313
#define mmMCIF_WB2_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                        2
#define mmMCIF_WB2_MCIF_WB_NB_PSTATE_CONTROL                                                           0x0314
#define mmMCIF_WB2_MCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                  2
#define mmMCIF_WB2_MCIF_WB_WATERMARK                                                                   0x0315
#define mmMCIF_WB2_MCIF_WB_WATERMARK_BASE_IDX                                                          2
#define mmMCIF_WB2_MCIF_WB_CLOCK_GATER_CONTROL                                                         0x0316
#define mmMCIF_WB2_MCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                2
#define mmMCIF_WB2_MCIF_WB_WARM_UP_CNTL                                                                0x0317
#define mmMCIF_WB2_MCIF_WB_WARM_UP_CNTL_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_SELF_REFRESH_CONTROL                                                        0x0318
#define mmMCIF_WB2_MCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                               2
#define mmMCIF_WB2_MULTI_LEVEL_QOS_CTRL                                                                0x0319
#define mmMCIF_WB2_MULTI_LEVEL_QOS_CTRL_BASE_IDX                                                       2
#define mmMCIF_WB2_MCIF_WB_BUF_LUMA_SIZE                                                               0x031b
#define mmMCIF_WB2_MCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                      2
#define mmMCIF_WB2_MCIF_WB_BUF_CHROMA_SIZE                                                             0x031c
#define mmMCIF_WB2_MCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                    2


// addressBlock: dce_dc_cwb0_dispdec
// base address: 0x0
#define mmCWB0_CWB_CTRL                                                                                0x0332
#define mmCWB0_CWB_CTRL_BASE_IDX                                                                       2
#define mmCWB0_CWB_FENCE_PAR0                                                                          0x0334
#define mmCWB0_CWB_FENCE_PAR0_BASE_IDX                                                                 2
#define mmCWB0_CWB_FENCE_PAR1                                                                          0x0335
#define mmCWB0_CWB_FENCE_PAR1_BASE_IDX                                                                 2
#define mmCWB0_CWB_CRC_CTRL                                                                            0x0339
#define mmCWB0_CWB_CRC_CTRL_BASE_IDX                                                                   2
#define mmCWB0_CWB_CRC_RED_GREEN_MASK                                                                  0x033a
#define mmCWB0_CWB_CRC_RED_GREEN_MASK_BASE_IDX                                                         2
#define mmCWB0_CWB_CRC_BLUE_MASK                                                                       0x033b
#define mmCWB0_CWB_CRC_BLUE_MASK_BASE_IDX                                                              2
#define mmCWB0_CWB_CRC_RED_GREEN_RESULT                                                                0x033c
#define mmCWB0_CWB_CRC_RED_GREEN_RESULT_BASE_IDX                                                       2
#define mmCWB0_CWB_CRC_BLUE_RESULT                                                                     0x033d
#define mmCWB0_CWB_CRC_BLUE_RESULT_BASE_IDX                                                            2


// addressBlock: dce_dc_cwb1_dispdec
// base address: 0x60
#define mmCWB1_CWB_CTRL                                                                                0x034a
#define mmCWB1_CWB_CTRL_BASE_IDX                                                                       2
#define mmCWB1_CWB_FENCE_PAR0                                                                          0x034c
#define mmCWB1_CWB_FENCE_PAR0_BASE_IDX                                                                 2
#define mmCWB1_CWB_FENCE_PAR1                                                                          0x034d
#define mmCWB1_CWB_FENCE_PAR1_BASE_IDX                                                                 2
#define mmCWB1_CWB_CRC_CTRL                                                                            0x0351
#define mmCWB1_CWB_CRC_CTRL_BASE_IDX                                                                   2
#define mmCWB1_CWB_CRC_RED_GREEN_MASK                                                                  0x0352
#define mmCWB1_CWB_CRC_RED_GREEN_MASK_BASE_IDX                                                         2
#define mmCWB1_CWB_CRC_BLUE_MASK                                                                       0x0353
#define mmCWB1_CWB_CRC_BLUE_MASK_BASE_IDX                                                              2
#define mmCWB1_CWB_CRC_RED_GREEN_RESULT                                                                0x0354
#define mmCWB1_CWB_CRC_RED_GREEN_RESULT_BASE_IDX                                                       2
#define mmCWB1_CWB_CRC_BLUE_RESULT                                                                     0x0355
#define mmCWB1_CWB_CRC_BLUE_RESULT_BASE_IDX                                                            2


// addressBlock: dce_dc_dc_perfmon9_dispdec
// base address: 0xd08
#define mmDC_PERFMON9_PERFCOUNTER_CNTL                                                                 0x0362
#define mmDC_PERFMON9_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON9_PERFCOUNTER_CNTL2                                                                0x0363
#define mmDC_PERFMON9_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON9_PERFCOUNTER_STATE                                                                0x0364
#define mmDC_PERFMON9_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON9_PERFMON_CNTL                                                                     0x0365
#define mmDC_PERFMON9_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON9_PERFMON_CNTL2                                                                    0x0366
#define mmDC_PERFMON9_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC                                                          0x0367
#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON9_PERFMON_CVALUE_LOW                                                               0x0368
#define mmDC_PERFMON9_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON9_PERFMON_HI                                                                       0x0369
#define mmDC_PERFMON9_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON9_PERFMON_LOW                                                                      0x036a
#define mmDC_PERFMON9_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_dispdec
// base address: 0x0
#define mmVGA_MEM_WRITE_PAGE_ADDR                                                                      0x0000
#define mmVGA_MEM_WRITE_PAGE_ADDR_BASE_IDX                                                             0
#define mmVGA_MEM_READ_PAGE_ADDR                                                                       0x0001
#define mmVGA_MEM_READ_PAGE_ADDR_BASE_IDX                                                              0
#define mmVGA_RENDER_CONTROL                                                                           0x0000
#define mmVGA_RENDER_CONTROL_BASE_IDX                                                                  1
#define mmVGA_SEQUENCER_RESET_CONTROL                                                                  0x0001
#define mmVGA_SEQUENCER_RESET_CONTROL_BASE_IDX                                                         1
#define mmVGA_MODE_CONTROL                                                                             0x0002
#define mmVGA_MODE_CONTROL_BASE_IDX                                                                    1
#define mmVGA_SURFACE_PITCH_SELECT                                                                     0x0003
#define mmVGA_SURFACE_PITCH_SELECT_BASE_IDX                                                            1
#define mmVGA_MEMORY_BASE_ADDRESS                                                                      0x0004
#define mmVGA_MEMORY_BASE_ADDRESS_BASE_IDX                                                             1
#define mmVGA_DISPBUF1_SURFACE_ADDR                                                                    0x0006
#define mmVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX                                                           1
#define mmVGA_DISPBUF2_SURFACE_ADDR                                                                    0x0008
#define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX                                                           1
#define mmVGA_MEMORY_BASE_ADDRESS_HIGH                                                                 0x0009
#define mmVGA_MEMORY_BASE_ADDRESS_HIGH_BASE_IDX                                                        1
#define mmVGA_HDP_CONTROL                                                                              0x000a
#define mmVGA_HDP_CONTROL_BASE_IDX                                                                     1
#define mmVGA_CACHE_CONTROL                                                                            0x000b
#define mmVGA_CACHE_CONTROL_BASE_IDX                                                                   1
#define mmD1VGA_CONTROL                                                                                0x000c
#define mmD1VGA_CONTROL_BASE_IDX                                                                       1
#define mmD2VGA_CONTROL                                                                                0x000e
#define mmD2VGA_CONTROL_BASE_IDX                                                                       1
#define mmVGA_STATUS                                                                                   0x0010
#define mmVGA_STATUS_BASE_IDX                                                                          1
#define mmVGA_INTERRUPT_CONTROL                                                                        0x0011
#define mmVGA_INTERRUPT_CONTROL_BASE_IDX                                                               1
#define mmVGA_STATUS_CLEAR                                                                             0x0012
#define mmVGA_STATUS_CLEAR_BASE_IDX                                                                    1
#define mmVGA_INTERRUPT_STATUS                                                                         0x0013
#define mmVGA_INTERRUPT_STATUS_BASE_IDX                                                                1
#define mmVGA_MAIN_CONTROL                                                                             0x0014
#define mmVGA_MAIN_CONTROL_BASE_IDX                                                                    1
#define mmVGA_TEST_CONTROL                                                                             0x0015
#define mmVGA_TEST_CONTROL_BASE_IDX                                                                    1
#define mmVGA_QOS_CTRL                                                                                 0x0018
#define mmVGA_QOS_CTRL_BASE_IDX                                                                        1
#define mmCRTC8_IDX                                                                                    0x002d
#define mmCRTC8_IDX_BASE_IDX                                                                           1
#define mmCRTC8_DATA                                                                                   0x002d
#define mmCRTC8_DATA_BASE_IDX                                                                          1
#define mmGENFC_WT                                                                                     0x002e
#define mmGENFC_WT_BASE_IDX                                                                            1
#define mmGENS1                                                                                        0x002e
#define mmGENS1_BASE_IDX                                                                               1
#define mmATTRDW                                                                                       0x0030
#define mmATTRDW_BASE_IDX                                                                              1
#define mmATTRX                                                                                        0x0030
#define mmATTRX_BASE_IDX                                                                               1
#define mmATTRDR                                                                                       0x0030
#define mmATTRDR_BASE_IDX                                                                              1
#define mmGENMO_WT                                                                                     0x0030
#define mmGENMO_WT_BASE_IDX                                                                            1
#define mmGENS0                                                                                        0x0030
#define mmGENS0_BASE_IDX                                                                               1
#define mmGENENB                                                                                       0x0030
#define mmGENENB_BASE_IDX                                                                              1
#define mmSEQ8_IDX                                                                                     0x0031
#define mmSEQ8_IDX_BASE_IDX                                                                            1
#define mmSEQ8_DATA                                                                                    0x0031
#define mmSEQ8_DATA_BASE_IDX                                                                           1
#define mmDAC_MASK                                                                                     0x0031
#define mmDAC_MASK_BASE_IDX                                                                            1
#define mmDAC_R_INDEX                                                                                  0x0031
#define mmDAC_R_INDEX_BASE_IDX                                                                         1
#define mmDAC_W_INDEX                                                                                  0x0032
#define mmDAC_W_INDEX_BASE_IDX                                                                         1
#define mmDAC_DATA                                                                                     0x0032
#define mmDAC_DATA_BASE_IDX                                                                            1
#define mmGENFC_RD                                                                                     0x0032
#define mmGENFC_RD_BASE_IDX                                                                            1
#define mmGENMO_RD                                                                                     0x0033
#define mmGENMO_RD_BASE_IDX                                                                            1
#define mmGRPH8_IDX                                                                                    0x0033
#define mmGRPH8_IDX_BASE_IDX                                                                           1
#define mmGRPH8_DATA                                                                                   0x0033
#define mmGRPH8_DATA_BASE_IDX                                                                          1
#define mmCRTC8_IDX_1                                                                                  0x0035
#define mmCRTC8_IDX_1_BASE_IDX                                                                         1
#define mmCRTC8_DATA_1                                                                                 0x0035
#define mmCRTC8_DATA_1_BASE_IDX                                                                        1
#define mmGENFC_WT_1                                                                                   0x0036
#define mmGENFC_WT_1_BASE_IDX                                                                          1
#define mmGENS1_1                                                                                      0x0036
#define mmGENS1_1_BASE_IDX                                                                             1
#define mmD3VGA_CONTROL                                                                                0x0038
#define mmD3VGA_CONTROL_BASE_IDX                                                                       1
#define mmD4VGA_CONTROL                                                                                0x0039
#define mmD4VGA_CONTROL_BASE_IDX                                                                       1
#define mmD5VGA_CONTROL                                                                                0x003a
#define mmD5VGA_CONTROL_BASE_IDX                                                                       1
#define mmD6VGA_CONTROL                                                                                0x003b
#define mmD6VGA_CONTROL_BASE_IDX                                                                       1
#define mmVGA_SOURCE_SELECT                                                                            0x003c
#define mmVGA_SOURCE_SELECT_BASE_IDX                                                                   1
#define mmPHYPLLA_PIXCLK_RESYNC_CNTL                                                                   0x0040
#define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1
#define mmPHYPLLB_PIXCLK_RESYNC_CNTL                                                                   0x0041
#define mmPHYPLLB_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1
#define mmPHYPLLC_PIXCLK_RESYNC_CNTL                                                                   0x0042
#define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1
#define mmPHYPLLD_PIXCLK_RESYNC_CNTL                                                                   0x0043
#define mmPHYPLLD_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1
#define mmDCFEV0_CRTC_PIXEL_RATE_CNTL                                                                  0x0044
#define mmDCFEV0_CRTC_PIXEL_RATE_CNTL_BASE_IDX                                                         1
#define mmDCFEV1_CRTC_PIXEL_RATE_CNTL                                                                  0x0045
#define mmDCFEV1_CRTC_PIXEL_RATE_CNTL_BASE_IDX                                                         1
#define mmSYMCLKLPA_CLOCK_ENABLE                                                                       0x0046
#define mmSYMCLKLPA_CLOCK_ENABLE_BASE_IDX                                                              1
#define mmSYMCLKLPB_CLOCK_ENABLE                                                                       0x0047
#define mmSYMCLKLPB_CLOCK_ENABLE_BASE_IDX                                                              1
#define mmDPREFCLK_CGTT_BLK_CTRL_REG                                                                   0x0048
#define mmDPREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                          1
#define mmREFCLK_CNTL                                                                                  0x0049
#define mmREFCLK_CNTL_BASE_IDX                                                                         1
#define mmMIPI_CLK_CNTL                                                                                0x004a
#define mmMIPI_CLK_CNTL_BASE_IDX                                                                       1
#define mmREFCLK_CGTT_BLK_CTRL_REG                                                                     0x004b
#define mmREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1
#define mmPHYPLLE_PIXCLK_RESYNC_CNTL                                                                   0x004c
#define mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1
#define mmDCCG_PERFMON_CNTL2                                                                           0x004e
#define mmDCCG_PERFMON_CNTL2_BASE_IDX                                                                  1
#define mmDSICLK_CGTT_BLK_CTRL_REG                                                                     0x004f
#define mmDSICLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1
#define mmDCCG_CBUS_WRCMD_DELAY                                                                        0x0050
#define mmDCCG_CBUS_WRCMD_DELAY_BASE_IDX                                                               1
#define mmDCCG_DS_DTO_INCR                                                                             0x0053
#define mmDCCG_DS_DTO_INCR_BASE_IDX                                                                    1
#define mmDCCG_DS_DTO_MODULO                                                                           0x0054
#define mmDCCG_DS_DTO_MODULO_BASE_IDX                                                                  1
#define mmDCCG_DS_CNTL                                                                                 0x0055
#define mmDCCG_DS_CNTL_BASE_IDX                                                                        1
#define mmDCCG_DS_HW_CAL_INTERVAL                                                                      0x0056
#define mmDCCG_DS_HW_CAL_INTERVAL_BASE_IDX                                                             1
#define mmSYMCLKG_CLOCK_ENABLE                                                                         0x0057
#define mmSYMCLKG_CLOCK_ENABLE_BASE_IDX                                                                1
#define mmDPREFCLK_CNTL                                                                                0x0058
#define mmDPREFCLK_CNTL_BASE_IDX                                                                       1
#define mmAOMCLK0_CNTL                                                                                 0x0059
#define mmAOMCLK0_CNTL_BASE_IDX                                                                        1
#define mmAOMCLK1_CNTL                                                                                 0x005a
#define mmAOMCLK1_CNTL_BASE_IDX                                                                        1
#define mmAOMCLK2_CNTL                                                                                 0x005b
#define mmAOMCLK2_CNTL_BASE_IDX                                                                        1
#define mmDCCG_AUDIO_DTO2_PHASE                                                                        0x005c
#define mmDCCG_AUDIO_DTO2_PHASE_BASE_IDX                                                               1
#define mmDCCG_AUDIO_DTO2_MODULO                                                                       0x005d
#define mmDCCG_AUDIO_DTO2_MODULO_BASE_IDX                                                              1
#define mmDCE_VERSION                                                                                  0x005e
#define mmDCE_VERSION_BASE_IDX                                                                         1
#define mmPHYPLLG_PIXCLK_RESYNC_CNTL                                                                   0x005f
#define mmPHYPLLG_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1
#define mmDCCG_GTC_CNTL                                                                                0x0060
#define mmDCCG_GTC_CNTL_BASE_IDX                                                                       1
#define mmDCCG_GTC_DTO_INCR                                                                            0x0061
#define mmDCCG_GTC_DTO_INCR_BASE_IDX                                                                   1
#define mmDCCG_GTC_DTO_MODULO                                                                          0x0062
#define mmDCCG_GTC_DTO_MODULO_BASE_IDX                                                                 1
#define mmDCCG_GTC_CURRENT                                                                             0x0063
#define mmDCCG_GTC_CURRENT_BASE_IDX                                                                    1
#define mmDENTIST_DISPCLK_CNTL                                                                         0x0064
#define mmDENTIST_DISPCLK_CNTL_BASE_IDX                                                                1
#define mmMIPI_DTO_CNTL                                                                                0x0065
#define mmMIPI_DTO_CNTL_BASE_IDX                                                                       1
#define mmMIPI_DTO_PHASE                                                                               0x0066
#define mmMIPI_DTO_PHASE_BASE_IDX                                                                      1
#define mmMIPI_DTO_MODULO                                                                              0x0067
#define mmMIPI_DTO_MODULO_BASE_IDX                                                                     1
#define mmDAC_CLK_ENABLE                                                                               0x0068
#define mmDAC_CLK_ENABLE_BASE_IDX                                                                      1
#define mmDVO_CLK_ENABLE                                                                               0x0069
#define mmDVO_CLK_ENABLE_BASE_IDX                                                                      1
#define mmAVSYNC_COUNTER_WRITE                                                                         0x006a
#define mmAVSYNC_COUNTER_WRITE_BASE_IDX                                                                1
#define mmAVSYNC_COUNTER_CONTROL                                                                       0x006b
#define mmAVSYNC_COUNTER_CONTROL_BASE_IDX                                                              1
#define mmDMCU_SMU_INTERRUPT_CNTL                                                                      0x006c
#define mmDMCU_SMU_INTERRUPT_CNTL_BASE_IDX                                                             1
#define mmSMU_CONTROL                                                                                  0x006d
#define mmSMU_CONTROL_BASE_IDX                                                                         1
#define mmSMU_INTERRUPT_CONTROL                                                                        0x006e
#define mmSMU_INTERRUPT_CONTROL_BASE_IDX                                                               1
#define mmAVSYNC_COUNTER_READ                                                                          0x006f
#define mmAVSYNC_COUNTER_READ_BASE_IDX                                                                 1
#define mmMILLISECOND_TIME_BASE_DIV                                                                    0x0070
#define mmMILLISECOND_TIME_BASE_DIV_BASE_IDX                                                           1
#define mmDISPCLK_FREQ_CHANGE_CNTL                                                                     0x0071
#define mmDISPCLK_FREQ_CHANGE_CNTL_BASE_IDX                                                            1
#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL                                                                   0x0072
#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL_BASE_IDX                                                          1
#define mmDCCG_PERFMON_CNTL                                                                            0x0073
#define mmDCCG_PERFMON_CNTL_BASE_IDX                                                                   1
#define mmDCCG_GATE_DISABLE_CNTL                                                                       0x0074
#define mmDCCG_GATE_DISABLE_CNTL_BASE_IDX                                                              1
#define mmDISPCLK_CGTT_BLK_CTRL_REG                                                                    0x0075
#define mmDISPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                           1
#define mmSCLK_CGTT_BLK_CTRL_REG                                                                       0x0076
#define mmSCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                              1
#define mmDCCG_CAC_STATUS                                                                              0x0077
#define mmDCCG_CAC_STATUS_BASE_IDX                                                                     1
#define mmPIXCLK1_RESYNC_CNTL                                                                          0x0078
#define mmPIXCLK1_RESYNC_CNTL_BASE_IDX                                                                 1
#define mmPIXCLK2_RESYNC_CNTL                                                                          0x0079
#define mmPIXCLK2_RESYNC_CNTL_BASE_IDX                                                                 1
#define mmPIXCLK0_RESYNC_CNTL                                                                          0x007a
#define mmPIXCLK0_RESYNC_CNTL_BASE_IDX                                                                 1
#define mmMICROSECOND_TIME_BASE_DIV                                                                    0x007b
#define mmMICROSECOND_TIME_BASE_DIV_BASE_IDX                                                           1
#define mmDCCG_GATE_DISABLE_CNTL2                                                                      0x007c
#define mmDCCG_GATE_DISABLE_CNTL2_BASE_IDX                                                             1
#define mmSYMCLK_CGTT_BLK_CTRL_REG                                                                     0x007d
#define mmSYMCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1
#define mmPHYPLLF_PIXCLK_RESYNC_CNTL                                                                   0x007e
#define mmPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1
#define mmDCCG_DISP_CNTL_REG                                                                           0x007f
#define mmDCCG_DISP_CNTL_REG_BASE_IDX                                                                  1
#define mmCRTC0_PIXEL_RATE_CNTL                                                                        0x0080
#define mmCRTC0_PIXEL_RATE_CNTL_BASE_IDX                                                               1
#define mmDP_DTO0_PHASE                                                                                0x0081
#define mmDP_DTO0_PHASE_BASE_IDX                                                                       1
#define mmDP_DTO0_MODULO                                                                               0x0082
#define mmDP_DTO0_MODULO_BASE_IDX                                                                      1
#define mmCRTC0_PHYPLL_PIXEL_RATE_CNTL                                                                 0x0083
#define mmCRTC0_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1
#define mmCRTC1_PIXEL_RATE_CNTL                                                                        0x0084
#define mmCRTC1_PIXEL_RATE_CNTL_BASE_IDX                                                               1
#define mmDP_DTO1_PHASE                                                                                0x0085
#define mmDP_DTO1_PHASE_BASE_IDX                                                                       1
#define mmDP_DTO1_MODULO                                                                               0x0086
#define mmDP_DTO1_MODULO_BASE_IDX                                                                      1
#define mmCRTC1_PHYPLL_PIXEL_RATE_CNTL                                                                 0x0087
#define mmCRTC1_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1
#define mmCRTC2_PIXEL_RATE_CNTL                                                                        0x0088
#define mmCRTC2_PIXEL_RATE_CNTL_BASE_IDX                                                               1
#define mmDP_DTO2_PHASE                                                                                0x0089
#define mmDP_DTO2_PHASE_BASE_IDX                                                                       1
#define mmDP_DTO2_MODULO                                                                               0x008a
#define mmDP_DTO2_MODULO_BASE_IDX                                                                      1
#define mmCRTC2_PHYPLL_PIXEL_RATE_CNTL                                                                 0x008b
#define mmCRTC2_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1
#define mmCRTC3_PIXEL_RATE_CNTL                                                                        0x008c
#define mmCRTC3_PIXEL_RATE_CNTL_BASE_IDX                                                               1
#define mmDP_DTO3_PHASE                                                                                0x008d
#define mmDP_DTO3_PHASE_BASE_IDX                                                                       1
#define mmDP_DTO3_MODULO                                                                               0x008e
#define mmDP_DTO3_MODULO_BASE_IDX                                                                      1
#define mmCRTC3_PHYPLL_PIXEL_RATE_CNTL                                                                 0x008f
#define mmCRTC3_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1
#define mmCRTC4_PIXEL_RATE_CNTL                                                                        0x0090
#define mmCRTC4_PIXEL_RATE_CNTL_BASE_IDX                                                               1
#define mmDP_DTO4_PHASE                                                                                0x0091
#define mmDP_DTO4_PHASE_BASE_IDX                                                                       1
#define mmDP_DTO4_MODULO                                                                               0x0092
#define mmDP_DTO4_MODULO_BASE_IDX                                                                      1
#define mmCRTC4_PHYPLL_PIXEL_RATE_CNTL                                                                 0x0093
#define mmCRTC4_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1
#define mmCRTC5_PIXEL_RATE_CNTL                                                                        0x0094
#define mmCRTC5_PIXEL_RATE_CNTL_BASE_IDX                                                               1
#define mmDP_DTO5_PHASE                                                                                0x0095
#define mmDP_DTO5_PHASE_BASE_IDX                                                                       1
#define mmDP_DTO5_MODULO                                                                               0x0096
#define mmDP_DTO5_MODULO_BASE_IDX                                                                      1
#define mmCRTC5_PHYPLL_PIXEL_RATE_CNTL                                                                 0x0097
#define mmCRTC5_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                        1
#define mmDCCG_SOFT_RESET                                                                              0x009f
#define mmDCCG_SOFT_RESET_BASE_IDX                                                                     1
#define mmSYMCLKA_CLOCK_ENABLE                                                                         0x00a0
#define mmSYMCLKA_CLOCK_ENABLE_BASE_IDX                                                                1
#define mmSYMCLKB_CLOCK_ENABLE                                                                         0x00a1
#define mmSYMCLKB_CLOCK_ENABLE_BASE_IDX                                                                1
#define mmSYMCLKC_CLOCK_ENABLE                                                                         0x00a2
#define mmSYMCLKC_CLOCK_ENABLE_BASE_IDX                                                                1
#define mmSYMCLKD_CLOCK_ENABLE                                                                         0x00a3
#define mmSYMCLKD_CLOCK_ENABLE_BASE_IDX                                                                1
#define mmSYMCLKE_CLOCK_ENABLE                                                                         0x00a4
#define mmSYMCLKE_CLOCK_ENABLE_BASE_IDX                                                                1
#define mmSYMCLKF_CLOCK_ENABLE                                                                         0x00a5
#define mmSYMCLKF_CLOCK_ENABLE_BASE_IDX                                                                1
#define mmDVOACLKD_CNTL                                                                                0x00a8
#define mmDVOACLKD_CNTL_BASE_IDX                                                                       1
#define mmDVOACLKC_MVP_CNTL                                                                            0x00a9
#define mmDVOACLKC_MVP_CNTL_BASE_IDX                                                                   1
#define mmDVOACLKC_CNTL                                                                                0x00aa
#define mmDVOACLKC_CNTL_BASE_IDX                                                                       1
#define mmDCCG_AUDIO_DTO_SOURCE                                                                        0x00ab
#define mmDCCG_AUDIO_DTO_SOURCE_BASE_IDX                                                               1
#define mmDCCG_AUDIO_DTO0_PHASE                                                                        0x00ac
#define mmDCCG_AUDIO_DTO0_PHASE_BASE_IDX                                                               1
#define mmDCCG_AUDIO_DTO0_MODULE                                                                       0x00ad
#define mmDCCG_AUDIO_DTO0_MODULE_BASE_IDX                                                              1
#define mmDCCG_AUDIO_DTO1_PHASE                                                                        0x00ae
#define mmDCCG_AUDIO_DTO1_PHASE_BASE_IDX                                                               1
#define mmDCCG_AUDIO_DTO1_MODULE                                                                       0x00af
#define mmDCCG_AUDIO_DTO1_MODULE_BASE_IDX                                                              1
#define mmDCCG_TEST_CLK_SEL                                                                            0x00be
#define mmDCCG_TEST_CLK_SEL_BASE_IDX                                                                   1
#define mmFBC_CNTL                                                                                     0x0062
#define mmFBC_CNTL_BASE_IDX                                                                            2
#define mmFBC_IDLE_FORCE_CLEAR_MASK                                                                    0x0064
#define mmFBC_IDLE_FORCE_CLEAR_MASK_BASE_IDX                                                           2
#define mmFBC_START_STOP_DELAY                                                                         0x0065
#define mmFBC_START_STOP_DELAY_BASE_IDX                                                                2
#define mmFBC_COMP_CNTL                                                                                0x0066
#define mmFBC_COMP_CNTL_BASE_IDX                                                                       2
#define mmFBC_COMP_MODE                                                                                0x0067
#define mmFBC_COMP_MODE_BASE_IDX                                                                       2
#define mmFBC_IND_LUT0                                                                                 0x006b
#define mmFBC_IND_LUT0_BASE_IDX                                                                        2
#define mmFBC_IND_LUT1                                                                                 0x006c
#define mmFBC_IND_LUT1_BASE_IDX                                                                        2
#define mmFBC_IND_LUT2                                                                                 0x006d
#define mmFBC_IND_LUT2_BASE_IDX                                                                        2
#define mmFBC_IND_LUT3                                                                                 0x006e
#define mmFBC_IND_LUT3_BASE_IDX                                                                        2
#define mmFBC_IND_LUT4                                                                                 0x006f
#define mmFBC_IND_LUT4_BASE_IDX                                                                        2
#define mmFBC_IND_LUT5                                                                                 0x0070
#define mmFBC_IND_LUT5_BASE_IDX                                                                        2
#define mmFBC_IND_LUT6                                                                                 0x0071
#define mmFBC_IND_LUT6_BASE_IDX                                                                        2
#define mmFBC_IND_LUT7                                                                                 0x0072
#define mmFBC_IND_LUT7_BASE_IDX                                                                        2
#define mmFBC_IND_LUT8                                                                                 0x0073
#define mmFBC_IND_LUT8_BASE_IDX                                                                        2
#define mmFBC_IND_LUT9                                                                                 0x0074
#define mmFBC_IND_LUT9_BASE_IDX                                                                        2
#define mmFBC_IND_LUT10                                                                                0x0075
#define mmFBC_IND_LUT10_BASE_IDX                                                                       2
#define mmFBC_IND_LUT11                                                                                0x0076
#define mmFBC_IND_LUT11_BASE_IDX                                                                       2
#define mmFBC_IND_LUT12                                                                                0x0077
#define mmFBC_IND_LUT12_BASE_IDX                                                                       2
#define mmFBC_IND_LUT13                                                                                0x0078
#define mmFBC_IND_LUT13_BASE_IDX                                                                       2
#define mmFBC_IND_LUT14                                                                                0x0079
#define mmFBC_IND_LUT14_BASE_IDX                                                                       2
#define mmFBC_IND_LUT15                                                                                0x007a
#define mmFBC_IND_LUT15_BASE_IDX                                                                       2
#define mmFBC_CSM_REGION_OFFSET_01                                                                     0x007b
#define mmFBC_CSM_REGION_OFFSET_01_BASE_IDX                                                            2
#define mmFBC_CSM_REGION_OFFSET_23                                                                     0x007c
#define mmFBC_CSM_REGION_OFFSET_23_BASE_IDX                                                            2
#define mmFBC_CLIENT_REGION_MASK                                                                       0x007d
#define mmFBC_CLIENT_REGION_MASK_BASE_IDX                                                              2
#define mmFBC_DEBUG_COMP                                                                               0x007e
#define mmFBC_DEBUG_COMP_BASE_IDX                                                                      2
#define mmFBC_MISC                                                                                     0x0084
#define mmFBC_MISC_BASE_IDX                                                                            2
#define mmFBC_STATUS                                                                                   0x0085
#define mmFBC_STATUS_BASE_IDX                                                                          2
#define mmFBC_ALPHA_CNTL                                                                               0x0088
#define mmFBC_ALPHA_CNTL_BASE_IDX                                                                      2
#define mmFBC_ALPHA_RGB_OVERRIDE                                                                       0x0089
#define mmFBC_ALPHA_RGB_OVERRIDE_BASE_IDX                                                              2
#define mmPIPE0_PG_CONFIG                                                                              0x008e
#define mmPIPE0_PG_CONFIG_BASE_IDX                                                                     2
#define mmPIPE0_PG_ENABLE                                                                              0x008f
#define mmPIPE0_PG_ENABLE_BASE_IDX                                                                     2
#define mmPIPE0_PG_STATUS                                                                              0x0090
#define mmPIPE0_PG_STATUS_BASE_IDX                                                                     2
#define mmPIPE1_PG_CONFIG                                                                              0x0091
#define mmPIPE1_PG_CONFIG_BASE_IDX                                                                     2
#define mmPIPE1_PG_ENABLE                                                                              0x0092
#define mmPIPE1_PG_ENABLE_BASE_IDX                                                                     2
#define mmPIPE1_PG_STATUS                                                                              0x0093
#define mmPIPE1_PG_STATUS_BASE_IDX                                                                     2
#define mmPIPE2_PG_CONFIG                                                                              0x0094
#define mmPIPE2_PG_CONFIG_BASE_IDX                                                                     2
#define mmPIPE2_PG_ENABLE                                                                              0x0095
#define mmPIPE2_PG_ENABLE_BASE_IDX                                                                     2
#define mmPIPE2_PG_STATUS                                                                              0x0096
#define mmPIPE2_PG_STATUS_BASE_IDX                                                                     2
#define mmPIPE3_PG_CONFIG                                                                              0x0097
#define mmPIPE3_PG_CONFIG_BASE_IDX                                                                     2
#define mmPIPE3_PG_ENABLE                                                                              0x0098
#define mmPIPE3_PG_ENABLE_BASE_IDX                                                                     2
#define mmPIPE3_PG_STATUS                                                                              0x0099
#define mmPIPE3_PG_STATUS_BASE_IDX                                                                     2
#define mmPIPE4_PG_CONFIG                                                                              0x009a
#define mmPIPE4_PG_CONFIG_BASE_IDX                                                                     2
#define mmPIPE4_PG_ENABLE                                                                              0x009b
#define mmPIPE4_PG_ENABLE_BASE_IDX                                                                     2
#define mmPIPE4_PG_STATUS                                                                              0x009c
#define mmPIPE4_PG_STATUS_BASE_IDX                                                                     2
#define mmPIPE5_PG_CONFIG                                                                              0x009d
#define mmPIPE5_PG_CONFIG_BASE_IDX                                                                     2
#define mmPIPE5_PG_ENABLE                                                                              0x009e
#define mmPIPE5_PG_ENABLE_BASE_IDX                                                                     2
#define mmPIPE5_PG_STATUS                                                                              0x009f
#define mmPIPE5_PG_STATUS_BASE_IDX                                                                     2
#define mmDSI_PG_CONFIG                                                                                0x00a0
#define mmDSI_PG_CONFIG_BASE_IDX                                                                       2
#define mmDSI_PG_ENABLE                                                                                0x00a1
#define mmDSI_PG_ENABLE_BASE_IDX                                                                       2
#define mmDSI_PG_STATUS                                                                                0x00a2
#define mmDSI_PG_STATUS_BASE_IDX                                                                       2
#define mmDCFEV0_PG_CONFIG                                                                             0x00a3
#define mmDCFEV0_PG_CONFIG_BASE_IDX                                                                    2
#define mmDCFEV0_PG_ENABLE                                                                             0x00a4
#define mmDCFEV0_PG_ENABLE_BASE_IDX                                                                    2
#define mmDCFEV0_PG_STATUS                                                                             0x00a5
#define mmDCFEV0_PG_STATUS_BASE_IDX                                                                    2
#define mmDCPG_INTERRUPT_STATUS                                                                        0x00a6
#define mmDCPG_INTERRUPT_STATUS_BASE_IDX                                                               2
#define mmDCPG_INTERRUPT_CONTROL                                                                       0x00a7
#define mmDCPG_INTERRUPT_CONTROL_BASE_IDX                                                              2
#define mmDCPG_INTERRUPT_CONTROL2                                                                      0x00a8
#define mmDCPG_INTERRUPT_CONTROL2_BASE_IDX                                                             2
#define mmDCFEV1_PG_CONFIG                                                                             0x00a9
#define mmDCFEV1_PG_CONFIG_BASE_IDX                                                                    2
#define mmDCFEV1_PG_ENABLE                                                                             0x00aa
#define mmDCFEV1_PG_ENABLE_BASE_IDX                                                                    2
#define mmDCFEV1_PG_STATUS                                                                             0x00ab
#define mmDCFEV1_PG_STATUS_BASE_IDX                                                                    2
#define mmDC_IP_REQUEST_CNTL                                                                           0x00ac
#define mmDC_IP_REQUEST_CNTL_BASE_IDX                                                                  2
#define mmDC_PGCNTL_STATUS_REG                                                                         0x00ad
#define mmDC_PGCNTL_STATUS_REG_BASE_IDX                                                                2
#define mmDMIFV_STATUS                                                                                 0x00c3
#define mmDMIFV_STATUS_BASE_IDX                                                                        2
#define mmDMIF_CONTROL                                                                                 0x00c4
#define mmDMIF_CONTROL_BASE_IDX                                                                        2
#define mmDMIF_STATUS                                                                                  0x00c5
#define mmDMIF_STATUS_BASE_IDX                                                                         2
#define mmDMIF_ARBITRATION_CONTROL                                                                     0x00c7
#define mmDMIF_ARBITRATION_CONTROL_BASE_IDX                                                            2
#define mmPIPE0_ARBITRATION_CONTROL3                                                                   0x00c8
#define mmPIPE0_ARBITRATION_CONTROL3_BASE_IDX                                                          2
#define mmPIPE1_ARBITRATION_CONTROL3                                                                   0x00c9
#define mmPIPE1_ARBITRATION_CONTROL3_BASE_IDX                                                          2
#define mmPIPE2_ARBITRATION_CONTROL3                                                                   0x00ca
#define mmPIPE2_ARBITRATION_CONTROL3_BASE_IDX                                                          2
#define mmPIPE3_ARBITRATION_CONTROL3                                                                   0x00cb
#define mmPIPE3_ARBITRATION_CONTROL3_BASE_IDX                                                          2
#define mmPIPE4_ARBITRATION_CONTROL3                                                                   0x00cc
#define mmPIPE4_ARBITRATION_CONTROL3_BASE_IDX                                                          2
#define mmPIPE5_ARBITRATION_CONTROL3                                                                   0x00cd
#define mmPIPE5_ARBITRATION_CONTROL3_BASE_IDX                                                          2
#define mmDMIF_P_VMID                                                                                  0x00ce
#define mmDMIF_P_VMID_BASE_IDX                                                                         2
#define mmDMIF_ADDR_CALC                                                                               0x00d1
#define mmDMIF_ADDR_CALC_BASE_IDX                                                                      2
#define mmDMIF_STATUS2                                                                                 0x00d2
#define mmDMIF_STATUS2_BASE_IDX                                                                        2
#define mmPIPE0_MAX_REQUESTS                                                                           0x00d3
#define mmPIPE0_MAX_REQUESTS_BASE_IDX                                                                  2
#define mmPIPE1_MAX_REQUESTS                                                                           0x00d4
#define mmPIPE1_MAX_REQUESTS_BASE_IDX                                                                  2
#define mmPIPE2_MAX_REQUESTS                                                                           0x00d5
#define mmPIPE2_MAX_REQUESTS_BASE_IDX                                                                  2
#define mmPIPE3_MAX_REQUESTS                                                                           0x00d6
#define mmPIPE3_MAX_REQUESTS_BASE_IDX                                                                  2
#define mmPIPE4_MAX_REQUESTS                                                                           0x00d7
#define mmPIPE4_MAX_REQUESTS_BASE_IDX                                                                  2
#define mmPIPE5_MAX_REQUESTS                                                                           0x00d8
#define mmPIPE5_MAX_REQUESTS_BASE_IDX                                                                  2
#define mmLOW_POWER_TILING_CONTROL                                                                     0x00d9
#define mmLOW_POWER_TILING_CONTROL_BASE_IDX                                                            2
#define mmMCIF_CONTROL                                                                                 0x00da
#define mmMCIF_CONTROL_BASE_IDX                                                                        2
#define mmMCIF_WRITE_COMBINE_CONTROL                                                                   0x00db
#define mmMCIF_WRITE_COMBINE_CONTROL_BASE_IDX                                                          2
#define mmMCIF_PHASE0_OUTSTANDING_COUNTER                                                              0x00de
#define mmMCIF_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                     2
#define mmCC_DC_PIPE_DIS                                                                               0x00e0
#define mmCC_DC_PIPE_DIS_BASE_IDX                                                                      2
#define mmSMU_WM_CONTROL                                                                               0x00e1
#define mmSMU_WM_CONTROL_BASE_IDX                                                                      2
#define mmRBBMIF_TIMEOUT                                                                               0x00e2
#define mmRBBMIF_TIMEOUT_BASE_IDX                                                                      2
#define mmRBBMIF_STATUS                                                                                0x00e3
#define mmRBBMIF_STATUS_BASE_IDX                                                                       2
#define mmRBBMIF_TIMEOUT_DIS                                                                           0x00e4
#define mmRBBMIF_TIMEOUT_DIS_BASE_IDX                                                                  2
#define mmDCI_MEM_PWR_STATUS                                                                           0x00e5
#define mmDCI_MEM_PWR_STATUS_BASE_IDX                                                                  2
#define mmDCI_MEM_PWR_STATUS2                                                                          0x00e6
#define mmDCI_MEM_PWR_STATUS2_BASE_IDX                                                                 2
#define mmDCI_CLK_CNTL                                                                                 0x00e7
#define mmDCI_CLK_CNTL_BASE_IDX                                                                        2
#define mmDCI_CLK_CNTL2                                                                                0x00e8
#define mmDCI_CLK_CNTL2_BASE_IDX                                                                       2
#define mmDCI_MEM_PWR_CNTL                                                                             0x00e9
#define mmDCI_MEM_PWR_CNTL_BASE_IDX                                                                    2
#define mmDCI_MEM_PWR_CNTL2                                                                            0x00ea
#define mmDCI_MEM_PWR_CNTL2_BASE_IDX                                                                   2
#define mmDCI_MEM_PWR_CNTL3                                                                            0x00eb
#define mmDCI_MEM_PWR_CNTL3_BASE_IDX                                                                   2
#define mmPIPE0_DMIF_BUFFER_CONTROL                                                                    0x00ef
#define mmPIPE0_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2
#define mmPIPE1_DMIF_BUFFER_CONTROL                                                                    0x00f0
#define mmPIPE1_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2
#define mmPIPE2_DMIF_BUFFER_CONTROL                                                                    0x00f1
#define mmPIPE2_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2
#define mmPIPE3_DMIF_BUFFER_CONTROL                                                                    0x00f2
#define mmPIPE3_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2
#define mmPIPE4_DMIF_BUFFER_CONTROL                                                                    0x00f3
#define mmPIPE4_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2
#define mmPIPE5_DMIF_BUFFER_CONTROL                                                                    0x00f4
#define mmPIPE5_DMIF_BUFFER_CONTROL_BASE_IDX                                                           2
#define mmRBBMIF_STATUS_FLAG                                                                           0x00f5
#define mmRBBMIF_STATUS_FLAG_BASE_IDX                                                                  2
#define mmDCI_SOFT_RESET                                                                               0x00f6
#define mmDCI_SOFT_RESET_BASE_IDX                                                                      2
#define mmDMIF_URG_OVERRIDE                                                                            0x00f7
#define mmDMIF_URG_OVERRIDE_BASE_IDX                                                                   2
#define mmPIPE6_ARBITRATION_CONTROL3                                                                   0x00f8
#define mmPIPE6_ARBITRATION_CONTROL3_BASE_IDX                                                          2
#define mmPIPE7_ARBITRATION_CONTROL3                                                                   0x00f9
#define mmPIPE7_ARBITRATION_CONTROL3_BASE_IDX                                                          2
#define mmPIPE6_MAX_REQUESTS                                                                           0x00fa
#define mmPIPE6_MAX_REQUESTS_BASE_IDX                                                                  2
#define mmPIPE7_MAX_REQUESTS                                                                           0x00fb
#define mmPIPE7_MAX_REQUESTS_BASE_IDX                                                                  2
#define mmDVMM_REG_RD_STATUS                                                                           0x00fc
#define mmDVMM_REG_RD_STATUS_BASE_IDX                                                                  2
#define mmDVMM_REG_RD_DATA                                                                             0x00fd
#define mmDVMM_REG_RD_DATA_BASE_IDX                                                                    2
#define mmDVMM_PTE_REQ                                                                                 0x00fe
#define mmDVMM_PTE_REQ_BASE_IDX                                                                        2
#define mmDVMM_CNTL                                                                                    0x00ff
#define mmDVMM_CNTL_BASE_IDX                                                                           2
#define mmDVMM_FAULT_STATUS                                                                            0x0100
#define mmDVMM_FAULT_STATUS_BASE_IDX                                                                   2
#define mmDVMM_FAULT_ADDR                                                                              0x0101
#define mmDVMM_FAULT_ADDR_BASE_IDX                                                                     2
#define mmFMON_CTRL                                                                                    0x0102
#define mmFMON_CTRL_BASE_IDX                                                                           2
#define mmDVMM_PTE_PGMEM_CONTROL                                                                       0x0103
#define mmDVMM_PTE_PGMEM_CONTROL_BASE_IDX                                                              2
#define mmDVMM_PTE_PGMEM_STATE                                                                         0x0104
#define mmDVMM_PTE_PGMEM_STATE_BASE_IDX                                                                2
#define mmMCIF_PHASE1_OUTSTANDING_COUNTER                                                              0x0105
#define mmMCIF_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                     2
#define mmMCIF_PHASE2_OUTSTANDING_COUNTER                                                              0x0106
#define mmMCIF_PHASE2_OUTSTANDING_COUNTER_BASE_IDX                                                     2
#define mmMCIF_WB_PHASE0_OUTSTANDING_COUNTER                                                           0x0107
#define mmMCIF_WB_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                  2
#define mmMCIF_WB_PHASE1_OUTSTANDING_COUNTER                                                           0x0108
#define mmMCIF_WB_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                  2
#define mmDCI_MEM_PWR_CNTL4                                                                            0x0109
#define mmDCI_MEM_PWR_CNTL4_BASE_IDX                                                                   2
#define mmMCIF_WB_MISC_CTRL                                                                            0x010a
#define mmMCIF_WB_MISC_CTRL_BASE_IDX                                                                   2
#define mmDCI_MEM_PWR_STATUS3                                                                          0x010b
#define mmDCI_MEM_PWR_STATUS3_BASE_IDX                                                                 2
#define mmDMIF_CURSOR_CONTROL                                                                          0x010c
#define mmDMIF_CURSOR_CONTROL_BASE_IDX                                                                 2
#define mmDMIF_CURSOR_MEM_CONTROL                                                                      0x010d
#define mmDMIF_CURSOR_MEM_CONTROL_BASE_IDX                                                             2
#define mmDCHUB_FB_LOCATION                                                                            0x0126
#define mmDCHUB_FB_LOCATION_BASE_IDX                                                                   2
#define mmDCHUB_FB_OFFSET                                                                              0x0127
#define mmDCHUB_FB_OFFSET_BASE_IDX                                                                     2
#define mmDCHUB_AGP_BASE                                                                               0x0128
#define mmDCHUB_AGP_BASE_BASE_IDX                                                                      2
#define mmDCHUB_AGP_BOT                                                                                0x0129
#define mmDCHUB_AGP_BOT_BASE_IDX                                                                       2
#define mmDCHUB_AGP_TOP                                                                                0x012a
#define mmDCHUB_AGP_TOP_BASE_IDX                                                                       2
#define mmDCHUB_DRAM_APER_BASE                                                                         0x012b
#define mmDCHUB_DRAM_APER_BASE_BASE_IDX                                                                2
#define mmDCHUB_DRAM_APER_DEF                                                                          0x012c
#define mmDCHUB_DRAM_APER_DEF_BASE_IDX                                                                 2
#define mmDCHUB_DRAM_APER_TOP                                                                          0x012d
#define mmDCHUB_DRAM_APER_TOP_BASE_IDX                                                                 2
#define mmDCHUB_CONTROL_STATUS                                                                         0x012e
#define mmDCHUB_CONTROL_STATUS_BASE_IDX                                                                2
#define mmWB_ENABLE                                                                                    0x0212
#define mmWB_ENABLE_BASE_IDX                                                                           2
#define mmWB_EC_CONFIG                                                                                 0x0213
#define mmWB_EC_CONFIG_BASE_IDX                                                                        2
#define mmCNV_MODE                                                                                     0x0214
#define mmCNV_MODE_BASE_IDX                                                                            2
#define mmCNV_WINDOW_START                                                                             0x0215
#define mmCNV_WINDOW_START_BASE_IDX                                                                    2
#define mmCNV_WINDOW_SIZE                                                                              0x0216
#define mmCNV_WINDOW_SIZE_BASE_IDX                                                                     2
#define mmCNV_UPDATE                                                                                   0x0217
#define mmCNV_UPDATE_BASE_IDX                                                                          2
#define mmCNV_SOURCE_SIZE                                                                              0x0218
#define mmCNV_SOURCE_SIZE_BASE_IDX                                                                     2
#define mmCNV_CSC_CONTROL                                                                              0x0219
#define mmCNV_CSC_CONTROL_BASE_IDX                                                                     2
#define mmCNV_CSC_C11_C12                                                                              0x021a
#define mmCNV_CSC_C11_C12_BASE_IDX                                                                     2
#define mmCNV_CSC_C13_C14                                                                              0x021b
#define mmCNV_CSC_C13_C14_BASE_IDX                                                                     2
#define mmCNV_CSC_C21_C22                                                                              0x021c
#define mmCNV_CSC_C21_C22_BASE_IDX                                                                     2
#define mmCNV_CSC_C23_C24                                                                              0x021d
#define mmCNV_CSC_C23_C24_BASE_IDX                                                                     2
#define mmCNV_CSC_C31_C32                                                                              0x021e
#define mmCNV_CSC_C31_C32_BASE_IDX                                                                     2
#define mmCNV_CSC_C33_C34                                                                              0x021f
#define mmCNV_CSC_C33_C34_BASE_IDX                                                                     2
#define mmCNV_CSC_ROUND_OFFSET_R                                                                       0x0220
#define mmCNV_CSC_ROUND_OFFSET_R_BASE_IDX                                                              2
#define mmCNV_CSC_ROUND_OFFSET_G                                                                       0x0221
#define mmCNV_CSC_ROUND_OFFSET_G_BASE_IDX                                                              2
#define mmCNV_CSC_ROUND_OFFSET_B                                                                       0x0222
#define mmCNV_CSC_ROUND_OFFSET_B_BASE_IDX                                                              2
#define mmCNV_CSC_CLAMP_R                                                                              0x0223
#define mmCNV_CSC_CLAMP_R_BASE_IDX                                                                     2
#define mmCNV_CSC_CLAMP_G                                                                              0x0224
#define mmCNV_CSC_CLAMP_G_BASE_IDX                                                                     2
#define mmCNV_CSC_CLAMP_B                                                                              0x0225
#define mmCNV_CSC_CLAMP_B_BASE_IDX                                                                     2
#define mmCNV_TEST_CNTL                                                                                0x0226
#define mmCNV_TEST_CNTL_BASE_IDX                                                                       2
#define mmCNV_TEST_CRC_RED                                                                             0x0227
#define mmCNV_TEST_CRC_RED_BASE_IDX                                                                    2
#define mmCNV_TEST_CRC_GREEN                                                                           0x0228
#define mmCNV_TEST_CRC_GREEN_BASE_IDX                                                                  2
#define mmCNV_TEST_CRC_BLUE                                                                            0x0229
#define mmCNV_TEST_CRC_BLUE_BASE_IDX                                                                   2
#define mmCNV_INPUT_SELECT                                                                             0x022d
#define mmCNV_INPUT_SELECT_BASE_IDX                                                                    2
#define mmWB_SOFT_RESET                                                                                0x0230
#define mmWB_SOFT_RESET_BASE_IDX                                                                       2
#define mmWB_WARM_UP_MODE_CTL1                                                                         0x0231
#define mmWB_WARM_UP_MODE_CTL1_BASE_IDX                                                                2
#define mmWB_WARM_UP_MODE_CTL2                                                                         0x0232
#define mmWB_WARM_UP_MODE_CTL2_BASE_IDX                                                                2
#define mmWBSCL_COEF_RAM_SELECT                                                                        0x0242
#define mmWBSCL_COEF_RAM_SELECT_BASE_IDX                                                               2
#define mmWBSCL_COEF_RAM_TAP_DATA                                                                      0x0243
#define mmWBSCL_COEF_RAM_TAP_DATA_BASE_IDX                                                             2
#define mmWBSCL_MODE                                                                                   0x0244
#define mmWBSCL_MODE_BASE_IDX                                                                          2
#define mmWBSCL_TAP_CONTROL                                                                            0x0245
#define mmWBSCL_TAP_CONTROL_BASE_IDX                                                                   2
#define mmWBSCL_DEST_SIZE                                                                              0x0246
#define mmWBSCL_DEST_SIZE_BASE_IDX                                                                     2
#define mmWBSCL_HORZ_FILTER_SCALE_RATIO                                                                0x0247
#define mmWBSCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                       2
#define mmWBSCL_HORZ_FILTER_INIT_Y_RGB                                                                 0x0248
#define mmWBSCL_HORZ_FILTER_INIT_Y_RGB_BASE_IDX                                                        2
#define mmWBSCL_HORZ_FILTER_INIT_CBCR                                                                  0x0249
#define mmWBSCL_HORZ_FILTER_INIT_CBCR_BASE_IDX                                                         2
#define mmWBSCL_VERT_FILTER_SCALE_RATIO                                                                0x024a
#define mmWBSCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                       2
#define mmWBSCL_VERT_FILTER_INIT_Y_RGB                                                                 0x024b
#define mmWBSCL_VERT_FILTER_INIT_Y_RGB_BASE_IDX                                                        2
#define mmWBSCL_VERT_FILTER_INIT_CBCR                                                                  0x024c
#define mmWBSCL_VERT_FILTER_INIT_CBCR_BASE_IDX                                                         2
#define mmWBSCL_ROUND_OFFSET                                                                           0x024d
#define mmWBSCL_ROUND_OFFSET_BASE_IDX                                                                  2
#define mmWBSCL_CLAMP                                                                                  0x024e
#define mmWBSCL_CLAMP_BASE_IDX                                                                         2
#define mmWBSCL_OVERFLOW_STATUS                                                                        0x024f
#define mmWBSCL_OVERFLOW_STATUS_BASE_IDX                                                               2
#define mmWBSCL_COEF_RAM_CONFLICT_STATUS                                                               0x0250
#define mmWBSCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                      2
#define mmWBSCL_OUTSIDE_PIX_STRATEGY                                                                   0x0251
#define mmWBSCL_OUTSIDE_PIX_STRATEGY_BASE_IDX                                                          2
#define mmWBSCL_TEST_CNTL                                                                              0x0252
#define mmWBSCL_TEST_CNTL_BASE_IDX                                                                     2
#define mmWBSCL_TEST_CRC_RED                                                                           0x0253
#define mmWBSCL_TEST_CRC_RED_BASE_IDX                                                                  2
#define mmWBSCL_TEST_CRC_GREEN                                                                         0x0254
#define mmWBSCL_TEST_CRC_GREEN_BASE_IDX                                                                2
#define mmWBSCL_TEST_CRC_BLUE                                                                          0x0255
#define mmWBSCL_TEST_CRC_BLUE_BASE_IDX                                                                 2
#define mmWBSCL_BACKPRESSURE_CNT_EN                                                                    0x0256
#define mmWBSCL_BACKPRESSURE_CNT_EN_BASE_IDX                                                           2
#define mmWB_MCIF_BACKPRESSURE_CNT                                                                     0x0257
#define mmWB_MCIF_BACKPRESSURE_CNT_BASE_IDX                                                            2
#define mmWBSCL_RAM_SHUTDOWN                                                                           0x025a
#define mmWBSCL_RAM_SHUTDOWN_BASE_IDX                                                                  2
#define mmDMCU_CTRL                                                                                    0x03b6
#define mmDMCU_CTRL_BASE_IDX                                                                           2
#define mmDMCU_STATUS                                                                                  0x03b7
#define mmDMCU_STATUS_BASE_IDX                                                                         2
#define mmDMCU_PC_START_ADDR                                                                           0x03b8
#define mmDMCU_PC_START_ADDR_BASE_IDX                                                                  2
#define mmDMCU_FW_START_ADDR                                                                           0x03b9
#define mmDMCU_FW_START_ADDR_BASE_IDX                                                                  2
#define mmDMCU_FW_END_ADDR                                                                             0x03ba
#define mmDMCU_FW_END_ADDR_BASE_IDX                                                                    2
#define mmDMCU_FW_ISR_START_ADDR                                                                       0x03bb
#define mmDMCU_FW_ISR_START_ADDR_BASE_IDX                                                              2
#define mmDMCU_FW_CS_HI                                                                                0x03bc
#define mmDMCU_FW_CS_HI_BASE_IDX                                                                       2
#define mmDMCU_FW_CS_LO                                                                                0x03bd
#define mmDMCU_FW_CS_LO_BASE_IDX                                                                       2
#define mmDMCU_RAM_ACCESS_CTRL                                                                         0x03be
#define mmDMCU_RAM_ACCESS_CTRL_BASE_IDX                                                                2
#define mmDMCU_ERAM_WR_CTRL                                                                            0x03bf
#define mmDMCU_ERAM_WR_CTRL_BASE_IDX                                                                   2
#define mmDMCU_ERAM_WR_DATA                                                                            0x03c0
#define mmDMCU_ERAM_WR_DATA_BASE_IDX                                                                   2
#define mmDMCU_ERAM_RD_CTRL                                                                            0x03c1
#define mmDMCU_ERAM_RD_CTRL_BASE_IDX                                                                   2
#define mmDMCU_ERAM_RD_DATA                                                                            0x03c2
#define mmDMCU_ERAM_RD_DATA_BASE_IDX                                                                   2
#define mmDMCU_IRAM_WR_CTRL                                                                            0x03c3
#define mmDMCU_IRAM_WR_CTRL_BASE_IDX                                                                   2
#define mmDMCU_IRAM_WR_DATA                                                                            0x03c4
#define mmDMCU_IRAM_WR_DATA_BASE_IDX                                                                   2
#define mmDMCU_IRAM_RD_CTRL                                                                            0x03c5
#define mmDMCU_IRAM_RD_CTRL_BASE_IDX                                                                   2
#define mmDMCU_IRAM_RD_DATA                                                                            0x03c6
#define mmDMCU_IRAM_RD_DATA_BASE_IDX                                                                   2
#define mmDMCU_EVENT_TRIGGER                                                                           0x03c7
#define mmDMCU_EVENT_TRIGGER_BASE_IDX                                                                  2
#define mmDMCU_UC_INTERNAL_INT_STATUS                                                                  0x03c8
#define mmDMCU_UC_INTERNAL_INT_STATUS_BASE_IDX                                                         2
#define mmDMCU_SS_INTERRUPT_CNTL_STATUS                                                                0x03c9
#define mmDMCU_SS_INTERRUPT_CNTL_STATUS_BASE_IDX                                                       2
#define mmDMCU_INTERRUPT_STATUS                                                                        0x03ca
#define mmDMCU_INTERRUPT_STATUS_BASE_IDX                                                               2
#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK                                                               0x03cb
#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK_BASE_IDX                                                      2
#define mmDMCU_INTERRUPT_TO_UC_EN_MASK                                                                 0x03cc
#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_BASE_IDX                                                        2
#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL                                                            0x03cd
#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_BASE_IDX                                                   2
#define mmDC_DMCU_SCRATCH                                                                              0x03ce
#define mmDC_DMCU_SCRATCH_BASE_IDX                                                                     2
#define mmDMCU_INT_CNT                                                                                 0x03cf
#define mmDMCU_INT_CNT_BASE_IDX                                                                        2
#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS                                                               0x03d0
#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS_BASE_IDX                                                      2
#define mmDMCU_UC_CLK_GATING_CNTL                                                                      0x03d1
#define mmDMCU_UC_CLK_GATING_CNTL_BASE_IDX                                                             2
#define mmMASTER_COMM_DATA_REG1                                                                        0x03d2
#define mmMASTER_COMM_DATA_REG1_BASE_IDX                                                               2
#define mmMASTER_COMM_DATA_REG2                                                                        0x03d3
#define mmMASTER_COMM_DATA_REG2_BASE_IDX                                                               2
#define mmMASTER_COMM_DATA_REG3                                                                        0x03d4
#define mmMASTER_COMM_DATA_REG3_BASE_IDX                                                               2
#define mmMASTER_COMM_CMD_REG                                                                          0x03d5
#define mmMASTER_COMM_CMD_REG_BASE_IDX                                                                 2
#define mmMASTER_COMM_CNTL_REG                                                                         0x03d6
#define mmMASTER_COMM_CNTL_REG_BASE_IDX                                                                2
#define mmSLAVE_COMM_DATA_REG1                                                                         0x03d7
#define mmSLAVE_COMM_DATA_REG1_BASE_IDX                                                                2
#define mmSLAVE_COMM_DATA_REG2                                                                         0x03d8
#define mmSLAVE_COMM_DATA_REG2_BASE_IDX                                                                2
#define mmSLAVE_COMM_DATA_REG3                                                                         0x03d9
#define mmSLAVE_COMM_DATA_REG3_BASE_IDX                                                                2
#define mmSLAVE_COMM_CMD_REG                                                                           0x03da
#define mmSLAVE_COMM_CMD_REG_BASE_IDX                                                                  2
#define mmSLAVE_COMM_CNTL_REG                                                                          0x03db
#define mmSLAVE_COMM_CNTL_REG_BASE_IDX                                                                 2
#define mmBL1_PWM_AMBIENT_LIGHT_LEVEL                                                                  0x03de
#define mmBL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                         2
#define mmBL1_PWM_USER_LEVEL                                                                           0x03df
#define mmBL1_PWM_USER_LEVEL_BASE_IDX                                                                  2
#define mmBL1_PWM_TARGET_ABM_LEVEL                                                                     0x03e0
#define mmBL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                            2
#define mmBL1_PWM_CURRENT_ABM_LEVEL                                                                    0x03e1
#define mmBL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                           2
#define mmBL1_PWM_FINAL_DUTY_CYCLE                                                                     0x03e2
#define mmBL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                            2
#define mmBL1_PWM_MINIMUM_DUTY_CYCLE                                                                   0x03e3
#define mmBL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                          2
#define mmBL1_PWM_ABM_CNTL                                                                             0x03e4
#define mmBL1_PWM_ABM_CNTL_BASE_IDX                                                                    2
#define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE                                                                0x03e5
#define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                       2
#define mmBL1_PWM_GRP2_REG_LOCK                                                                        0x03e6
#define mmBL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                               2
#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_1                                                               0x03e7
#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_1_BASE_IDX                                                      2
#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1                                                          0x03e8
#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1_BASE_IDX                                                 2
#define mmDMCU_INTERRUPT_STATUS_1                                                                      0x03e9
#define mmDMCU_INTERRUPT_STATUS_1_BASE_IDX                                                             2
#define mmDMCU_DPRX_INTERRUPT_STATUS1                                                                  0x03ea
#define mmDMCU_DPRX_INTERRUPT_STATUS1_BASE_IDX                                                         2
#define mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1                                                           0x03eb
#define mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                                  2
#define mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                      0x03ec
#define mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                             2
#define mmDC_ABM1_CNTL                                                                                 0x03ee
#define mmDC_ABM1_CNTL_BASE_IDX                                                                        2
#define mmDC_ABM1_IPCSC_COEFF_SEL                                                                      0x03ef
#define mmDC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                             2
#define mmDC_ABM1_ACE_OFFSET_SLOPE_0                                                                   0x03f0
#define mmDC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                          2
#define mmDC_ABM1_ACE_OFFSET_SLOPE_1                                                                   0x03f1
#define mmDC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                          2
#define mmDC_ABM1_ACE_OFFSET_SLOPE_2                                                                   0x03f2
#define mmDC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                          2
#define mmDC_ABM1_ACE_OFFSET_SLOPE_3                                                                   0x03f3
#define mmDC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                          2
#define mmDC_ABM1_ACE_OFFSET_SLOPE_4                                                                   0x03f4
#define mmDC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                          2
#define mmDC_ABM1_ACE_THRES_12                                                                         0x03f5
#define mmDC_ABM1_ACE_THRES_12_BASE_IDX                                                                2
#define mmDC_ABM1_ACE_THRES_34                                                                         0x03f6
#define mmDC_ABM1_ACE_THRES_34_BASE_IDX                                                                2
#define mmDC_ABM1_ACE_CNTL_MISC                                                                        0x03f7
#define mmDC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                               2
#define mmDMCU_PERFMON_INTERRUPT_STATUS5                                                               0x03f8
#define mmDMCU_PERFMON_INTERRUPT_STATUS5_BASE_IDX                                                      2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5                                                        0x03f9
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX                                               2
#define mmDMCU_PERFMON_INTERRUPT_STATUS1                                                               0x03fa
#define mmDMCU_PERFMON_INTERRUPT_STATUS1_BASE_IDX                                                      2
#define mmDMCU_PERFMON_INTERRUPT_STATUS2                                                               0x03fb
#define mmDMCU_PERFMON_INTERRUPT_STATUS2_BASE_IDX                                                      2
#define mmDMCU_PERFMON_INTERRUPT_STATUS3                                                               0x03fc
#define mmDMCU_PERFMON_INTERRUPT_STATUS3_BASE_IDX                                                      2
#define mmDMCU_PERFMON_INTERRUPT_STATUS4                                                               0x03fd
#define mmDMCU_PERFMON_INTERRUPT_STATUS4_BASE_IDX                                                      2
#define mmDC_ABM1_HGLS_REG_READ_PROGRESS                                                               0x0400
#define mmDC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                      2
#define mmDC_ABM1_HG_MISC_CTRL                                                                         0x0401
#define mmDC_ABM1_HG_MISC_CTRL_BASE_IDX                                                                2
#define mmDC_ABM1_LS_SUM_OF_LUMA                                                                       0x0402
#define mmDC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                              2
#define mmDC_ABM1_LS_MIN_MAX_LUMA                                                                      0x0403
#define mmDC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                             2
#define mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                             0x0404
#define mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                                    2
#define mmDC_ABM1_LS_PIXEL_COUNT                                                                       0x0405
#define mmDC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                              2
#define mmDC_ABM1_LS_OVR_SCAN_BIN                                                                      0x0406
#define mmDC_ABM1_LS_OVR_SCAN_BIN_BASE_IDX                                                             2
#define mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                         0x0407
#define mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                                2
#define mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                             0x0408
#define mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                                    2
#define mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                             0x0409
#define mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                                    2
#define mmDC_ABM1_HG_SAMPLE_RATE                                                                       0x040a
#define mmDC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                              2
#define mmDC_ABM1_LS_SAMPLE_RATE                                                                       0x040b
#define mmDC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                              2
#define mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                               0x040c
#define mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                      2
#define mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                               0x040d
#define mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                      2
#define mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                              0x040e
#define mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                     2
#define mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                             0x040f
#define mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                                    2
#define mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                             0x0410
#define mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                                    2
#define mmDC_ABM1_HG_RESULT_1                                                                          0x0411
#define mmDC_ABM1_HG_RESULT_1_BASE_IDX                                                                 2
#define mmDC_ABM1_HG_RESULT_2                                                                          0x0412
#define mmDC_ABM1_HG_RESULT_2_BASE_IDX                                                                 2
#define mmDC_ABM1_HG_RESULT_3                                                                          0x0413
#define mmDC_ABM1_HG_RESULT_3_BASE_IDX                                                                 2
#define mmDC_ABM1_HG_RESULT_4                                                                          0x0414
#define mmDC_ABM1_HG_RESULT_4_BASE_IDX                                                                 2
#define mmDC_ABM1_HG_RESULT_5                                                                          0x0415
#define mmDC_ABM1_HG_RESULT_5_BASE_IDX                                                                 2
#define mmDC_ABM1_HG_RESULT_6                                                                          0x0416
#define mmDC_ABM1_HG_RESULT_6_BASE_IDX                                                                 2
#define mmDC_ABM1_HG_RESULT_7                                                                          0x0417
#define mmDC_ABM1_HG_RESULT_7_BASE_IDX                                                                 2
#define mmDC_ABM1_HG_RESULT_8                                                                          0x0418
#define mmDC_ABM1_HG_RESULT_8_BASE_IDX                                                                 2
#define mmDC_ABM1_HG_RESULT_9                                                                          0x0419
#define mmDC_ABM1_HG_RESULT_9_BASE_IDX                                                                 2
#define mmDC_ABM1_HG_RESULT_10                                                                         0x041a
#define mmDC_ABM1_HG_RESULT_10_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_11                                                                         0x041b
#define mmDC_ABM1_HG_RESULT_11_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_12                                                                         0x041c
#define mmDC_ABM1_HG_RESULT_12_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_13                                                                         0x041d
#define mmDC_ABM1_HG_RESULT_13_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_14                                                                         0x041e
#define mmDC_ABM1_HG_RESULT_14_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_15                                                                         0x041f
#define mmDC_ABM1_HG_RESULT_15_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_16                                                                         0x0420
#define mmDC_ABM1_HG_RESULT_16_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_17                                                                         0x0421
#define mmDC_ABM1_HG_RESULT_17_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_18                                                                         0x0422
#define mmDC_ABM1_HG_RESULT_18_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_19                                                                         0x0423
#define mmDC_ABM1_HG_RESULT_19_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_20                                                                         0x0424
#define mmDC_ABM1_HG_RESULT_20_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_21                                                                         0x0425
#define mmDC_ABM1_HG_RESULT_21_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_22                                                                         0x0426
#define mmDC_ABM1_HG_RESULT_22_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_23                                                                         0x0427
#define mmDC_ABM1_HG_RESULT_23_BASE_IDX                                                                2
#define mmDC_ABM1_HG_RESULT_24                                                                         0x0428
#define mmDC_ABM1_HG_RESULT_24_BASE_IDX                                                                2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5                                                   0x0429
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5_BASE_IDX                                          2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1                                                        0x042a
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                               2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2                                                        0x042b
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2_BASE_IDX                                               2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3                                                        0x042c
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3_BASE_IDX                                               2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4                                                        0x042d
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4_BASE_IDX                                               2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                   0x042e
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                          2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2                                                   0x042f
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2_BASE_IDX                                          2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3                                                   0x0430
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3_BASE_IDX                                          2
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4                                                   0x0431
#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4_BASE_IDX                                          2
#define mmDC_ABM1_OVERSCAN_PIXEL_VALUE                                                                 0x0451
#define mmDC_ABM1_OVERSCAN_PIXEL_VALUE_BASE_IDX                                                        2
#define mmDC_ABM1_BL_MASTER_LOCK                                                                       0x0452
#define mmDC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                              2
#define mmAZALIA_CONTROLLER_CLOCK_GATING                                                               0x04bc
#define mmAZALIA_CONTROLLER_CLOCK_GATING_BASE_IDX                                                      2
#define mmAZALIA_AUDIO_DTO                                                                             0x04bd
#define mmAZALIA_AUDIO_DTO_BASE_IDX                                                                    2
#define mmAZALIA_AUDIO_DTO_CONTROL                                                                     0x04be
#define mmAZALIA_AUDIO_DTO_CONTROL_BASE_IDX                                                            2
#define mmAZALIA_SOCCLK_CONTROL                                                                        0x04bf
#define mmAZALIA_SOCCLK_CONTROL_BASE_IDX                                                               2
#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE                                                               0x04c0
#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE_BASE_IDX                                                      2
#define mmAZALIA_DATA_DMA_CONTROL                                                                      0x04c1
#define mmAZALIA_DATA_DMA_CONTROL_BASE_IDX                                                             2
#define mmAZALIA_BDL_DMA_CONTROL                                                                       0x04c2
#define mmAZALIA_BDL_DMA_CONTROL_BASE_IDX                                                              2
#define mmAZALIA_RIRB_AND_DP_CONTROL                                                                   0x04c3
#define mmAZALIA_RIRB_AND_DP_CONTROL_BASE_IDX                                                          2
#define mmAZALIA_CORB_DMA_CONTROL                                                                      0x04c4
#define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX                                                             2
#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER                                                 0x04cb
#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER_BASE_IDX                                        2
#define mmAZALIA_CYCLIC_BUFFER_SYNC                                                                    0x04cc
#define mmAZALIA_CYCLIC_BUFFER_SYNC_BASE_IDX                                                           2
#define mmAZALIA_GLOBAL_CAPABILITIES                                                                   0x04cd
#define mmAZALIA_GLOBAL_CAPABILITIES_BASE_IDX                                                          2
#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY                                                             0x04ce
#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                    2
#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL                                                         0x04cf
#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL_BASE_IDX                                                2
#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY                                                              0x04d0
#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                     2
#define mmAZALIA_INPUT_CRC0_CONTROL0                                                                   0x04d3
#define mmAZALIA_INPUT_CRC0_CONTROL0_BASE_IDX                                                          2
#define mmAZALIA_INPUT_CRC0_CONTROL1                                                                   0x04d4
#define mmAZALIA_INPUT_CRC0_CONTROL1_BASE_IDX                                                          2
#define mmAZALIA_INPUT_CRC0_CONTROL2                                                                   0x04d5
#define mmAZALIA_INPUT_CRC0_CONTROL2_BASE_IDX                                                          2
#define mmAZALIA_INPUT_CRC0_CONTROL3                                                                   0x04d6
#define mmAZALIA_INPUT_CRC0_CONTROL3_BASE_IDX                                                          2
#define mmAZALIA_INPUT_CRC0_RESULT                                                                     0x04d7
#define mmAZALIA_INPUT_CRC0_RESULT_BASE_IDX                                                            2
#define mmAZALIA_INPUT_CRC1_CONTROL0                                                                   0x04d8
#define mmAZALIA_INPUT_CRC1_CONTROL0_BASE_IDX                                                          2
#define mmAZALIA_INPUT_CRC1_CONTROL1                                                                   0x04d9
#define mmAZALIA_INPUT_CRC1_CONTROL1_BASE_IDX                                                          2
#define mmAZALIA_INPUT_CRC1_CONTROL2                                                                   0x04da
#define mmAZALIA_INPUT_CRC1_CONTROL2_BASE_IDX                                                          2
#define mmAZALIA_INPUT_CRC1_CONTROL3                                                                   0x04db
#define mmAZALIA_INPUT_CRC1_CONTROL3_BASE_IDX                                                          2
#define mmAZALIA_INPUT_CRC1_RESULT                                                                     0x04dc
#define mmAZALIA_INPUT_CRC1_RESULT_BASE_IDX                                                            2
#define mmAZALIA_CRC0_CONTROL0                                                                         0x04dd
#define mmAZALIA_CRC0_CONTROL0_BASE_IDX                                                                2
#define mmAZALIA_CRC0_CONTROL1                                                                         0x04de
#define mmAZALIA_CRC0_CONTROL1_BASE_IDX                                                                2
#define mmAZALIA_CRC0_CONTROL2                                                                         0x04df
#define mmAZALIA_CRC0_CONTROL2_BASE_IDX                                                                2
#define mmAZALIA_CRC0_CONTROL3                                                                         0x04e0
#define mmAZALIA_CRC0_CONTROL3_BASE_IDX                                                                2
#define mmAZALIA_CRC0_RESULT                                                                           0x04e1
#define mmAZALIA_CRC0_RESULT_BASE_IDX                                                                  2
#define mmAZALIA_CRC1_CONTROL0                                                                         0x04e2
#define mmAZALIA_CRC1_CONTROL0_BASE_IDX                                                                2
#define mmAZALIA_CRC1_CONTROL1                                                                         0x04e3
#define mmAZALIA_CRC1_CONTROL1_BASE_IDX                                                                2
#define mmAZALIA_CRC1_CONTROL2                                                                         0x04e4
#define mmAZALIA_CRC1_CONTROL2_BASE_IDX                                                                2
#define mmAZALIA_CRC1_CONTROL3                                                                         0x04e5
#define mmAZALIA_CRC1_CONTROL3_BASE_IDX                                                                2
#define mmAZALIA_CRC1_RESULT                                                                           0x04e6
#define mmAZALIA_CRC1_RESULT_BASE_IDX                                                                  2
#define mmAZALIA_MEM_PWR_CTRL                                                                          0x04e8
#define mmAZALIA_MEM_PWR_CTRL_BASE_IDX                                                                 2
#define mmAZALIA_MEM_PWR_STATUS                                                                        0x04e9
#define mmAZALIA_MEM_PWR_STATUS_BASE_IDX                                                               2
#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0500
#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_BASE_IDX                                 2
#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0501
#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID_BASE_IDX                                          2
#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL                                                        0x0502
#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX                                               2
#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL                                                          0x0503
#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX                                                 2
#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x0504
#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_BASE_IDX                                       2
#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x0505
#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES_BASE_IDX                             2
#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x0506
#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_BASE_IDX                                   2
#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x0507
#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES_BASE_IDX                                     2
#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x0508
#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE_BASE_IDX                                        2
#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET                                                       0x0509
#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET_BASE_IDX                                              2
#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x050a
#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_BASE_IDX                              2
#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x050b
#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION_BASE_IDX                          2
#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY                                                            0x050c
#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                   2
#define mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                      0x050d
#define mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                             2
#define mmAZALIA_F0_GTC_GROUP_OFFSET0                                                                  0x050f
#define mmAZALIA_F0_GTC_GROUP_OFFSET0_BASE_IDX                                                         2
#define mmAZALIA_F0_GTC_GROUP_OFFSET1                                                                  0x0510
#define mmAZALIA_F0_GTC_GROUP_OFFSET1_BASE_IDX                                                         2
#define mmAZALIA_F0_GTC_GROUP_OFFSET2                                                                  0x0511
#define mmAZALIA_F0_GTC_GROUP_OFFSET2_BASE_IDX                                                         2
#define mmAZALIA_F0_GTC_GROUP_OFFSET3                                                                  0x0512
#define mmAZALIA_F0_GTC_GROUP_OFFSET3_BASE_IDX                                                         2
#define mmAZALIA_F0_GTC_GROUP_OFFSET4                                                                  0x0513
#define mmAZALIA_F0_GTC_GROUP_OFFSET4_BASE_IDX                                                         2
#define mmAZALIA_F0_GTC_GROUP_OFFSET5                                                                  0x0514
#define mmAZALIA_F0_GTC_GROUP_OFFSET5_BASE_IDX                                                         2
#define mmAZALIA_F0_GTC_GROUP_OFFSET6                                                                  0x0515
#define mmAZALIA_F0_GTC_GROUP_OFFSET6_BASE_IDX                                                         2
#define mmREG_DC_AUDIO_PORT_CONNECTIVITY                                                               0x0516
#define mmREG_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                      2
#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                         0x0517
#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                                2
#define mmDAC_ENABLE                                                                                   0x155a
#define mmDAC_ENABLE_BASE_IDX                                                                          2
#define mmDAC_SOURCE_SELECT                                                                            0x155b
#define mmDAC_SOURCE_SELECT_BASE_IDX                                                                   2
#define mmDAC_CRC_EN                                                                                   0x155c
#define mmDAC_CRC_EN_BASE_IDX                                                                          2
#define mmDAC_CRC_CONTROL                                                                              0x155d
#define mmDAC_CRC_CONTROL_BASE_IDX                                                                     2
#define mmDAC_CRC_SIG_RGB_MASK                                                                         0x155e
#define mmDAC_CRC_SIG_RGB_MASK_BASE_IDX                                                                2
#define mmDAC_CRC_SIG_CONTROL_MASK                                                                     0x155f
#define mmDAC_CRC_SIG_CONTROL_MASK_BASE_IDX                                                            2
#define mmDAC_CRC_SIG_RGB                                                                              0x1560
#define mmDAC_CRC_SIG_RGB_BASE_IDX                                                                     2
#define mmDAC_CRC_SIG_CONTROL                                                                          0x1561
#define mmDAC_CRC_SIG_CONTROL_BASE_IDX                                                                 2
#define mmDAC_SYNC_TRISTATE_CONTROL                                                                    0x1562
#define mmDAC_SYNC_TRISTATE_CONTROL_BASE_IDX                                                           2
#define mmDAC_STEREOSYNC_SELECT                                                                        0x1563
#define mmDAC_STEREOSYNC_SELECT_BASE_IDX                                                               2
#define mmDAC_AUTODETECT_CONTROL                                                                       0x1564
#define mmDAC_AUTODETECT_CONTROL_BASE_IDX                                                              2
#define mmDAC_AUTODETECT_CONTROL2                                                                      0x1565
#define mmDAC_AUTODETECT_CONTROL2_BASE_IDX                                                             2
#define mmDAC_AUTODETECT_CONTROL3                                                                      0x1566
#define mmDAC_AUTODETECT_CONTROL3_BASE_IDX                                                             2
#define mmDAC_AUTODETECT_STATUS                                                                        0x1567
#define mmDAC_AUTODETECT_STATUS_BASE_IDX                                                               2
#define mmDAC_AUTODETECT_INT_CONTROL                                                                   0x1568
#define mmDAC_AUTODETECT_INT_CONTROL_BASE_IDX                                                          2
#define mmDAC_FORCE_OUTPUT_CNTL                                                                        0x1569
#define mmDAC_FORCE_OUTPUT_CNTL_BASE_IDX                                                               2
#define mmDAC_FORCE_DATA                                                                               0x156a
#define mmDAC_FORCE_DATA_BASE_IDX                                                                      2
#define mmDAC_POWERDOWN                                                                                0x156b
#define mmDAC_POWERDOWN_BASE_IDX                                                                       2
#define mmDAC_CONTROL                                                                                  0x156c
#define mmDAC_CONTROL_BASE_IDX                                                                         2
#define mmDAC_COMPARATOR_ENABLE                                                                        0x156d
#define mmDAC_COMPARATOR_ENABLE_BASE_IDX                                                               2
#define mmDAC_COMPARATOR_OUTPUT                                                                        0x156e
#define mmDAC_COMPARATOR_OUTPUT_BASE_IDX                                                               2
#define mmDAC_PWR_CNTL                                                                                 0x156f
#define mmDAC_PWR_CNTL_BASE_IDX                                                                        2
#define mmDAC_DFT_CONFIG                                                                               0x1570
#define mmDAC_DFT_CONFIG_BASE_IDX                                                                      2
#define mmDAC_FIFO_STATUS                                                                              0x1571
#define mmDAC_FIFO_STATUS_BASE_IDX                                                                     2
#define mmDC_I2C_CONTROL                                                                               0x1584
#define mmDC_I2C_CONTROL_BASE_IDX                                                                      2
#define mmDC_I2C_ARBITRATION                                                                           0x1585
#define mmDC_I2C_ARBITRATION_BASE_IDX                                                                  2
#define mmDC_I2C_INTERRUPT_CONTROL                                                                     0x1586
#define mmDC_I2C_INTERRUPT_CONTROL_BASE_IDX                                                            2
#define mmDC_I2C_SW_STATUS                                                                             0x1587
#define mmDC_I2C_SW_STATUS_BASE_IDX                                                                    2
#define mmDC_I2C_DDC1_HW_STATUS                                                                        0x1588
#define mmDC_I2C_DDC1_HW_STATUS_BASE_IDX                                                               2
#define mmDC_I2C_DDC2_HW_STATUS                                                                        0x1589
#define mmDC_I2C_DDC2_HW_STATUS_BASE_IDX                                                               2
#define mmDC_I2C_DDC3_HW_STATUS                                                                        0x158a
#define mmDC_I2C_DDC3_HW_STATUS_BASE_IDX                                                               2
#define mmDC_I2C_DDC4_HW_STATUS                                                                        0x158b
#define mmDC_I2C_DDC4_HW_STATUS_BASE_IDX                                                               2
#define mmDC_I2C_DDC5_HW_STATUS                                                                        0x158c
#define mmDC_I2C_DDC5_HW_STATUS_BASE_IDX                                                               2
#define mmDC_I2C_DDC6_HW_STATUS                                                                        0x158d
#define mmDC_I2C_DDC6_HW_STATUS_BASE_IDX                                                               2
#define mmDC_I2C_DDC1_SPEED                                                                            0x158e
#define mmDC_I2C_DDC1_SPEED_BASE_IDX                                                                   2
#define mmDC_I2C_DDC1_SETUP                                                                            0x158f
#define mmDC_I2C_DDC1_SETUP_BASE_IDX                                                                   2
#define mmDC_I2C_DDC2_SPEED                                                                            0x1590
#define mmDC_I2C_DDC2_SPEED_BASE_IDX                                                                   2
#define mmDC_I2C_DDC2_SETUP                                                                            0x1591
#define mmDC_I2C_DDC2_SETUP_BASE_IDX                                                                   2
#define mmDC_I2C_DDC3_SPEED                                                                            0x1592
#define mmDC_I2C_DDC3_SPEED_BASE_IDX                                                                   2
#define mmDC_I2C_DDC3_SETUP                                                                            0x1593
#define mmDC_I2C_DDC3_SETUP_BASE_IDX                                                                   2
#define mmDC_I2C_DDC4_SPEED                                                                            0x1594
#define mmDC_I2C_DDC4_SPEED_BASE_IDX                                                                   2
#define mmDC_I2C_DDC4_SETUP                                                                            0x1595
#define mmDC_I2C_DDC4_SETUP_BASE_IDX                                                                   2
#define mmDC_I2C_DDC5_SPEED                                                                            0x1596
#define mmDC_I2C_DDC5_SPEED_BASE_IDX                                                                   2
#define mmDC_I2C_DDC5_SETUP                                                                            0x1597
#define mmDC_I2C_DDC5_SETUP_BASE_IDX                                                                   2
#define mmDC_I2C_DDC6_SPEED                                                                            0x1598
#define mmDC_I2C_DDC6_SPEED_BASE_IDX                                                                   2
#define mmDC_I2C_DDC6_SETUP                                                                            0x1599
#define mmDC_I2C_DDC6_SETUP_BASE_IDX                                                                   2
#define mmDC_I2C_TRANSACTION0                                                                          0x159a
#define mmDC_I2C_TRANSACTION0_BASE_IDX                                                                 2
#define mmDC_I2C_TRANSACTION1                                                                          0x159b
#define mmDC_I2C_TRANSACTION1_BASE_IDX                                                                 2
#define mmDC_I2C_TRANSACTION2                                                                          0x159c
#define mmDC_I2C_TRANSACTION2_BASE_IDX                                                                 2
#define mmDC_I2C_TRANSACTION3                                                                          0x159d
#define mmDC_I2C_TRANSACTION3_BASE_IDX                                                                 2
#define mmDC_I2C_DATA                                                                                  0x159e
#define mmDC_I2C_DATA_BASE_IDX                                                                         2
#define mmDC_I2C_DDCVGA_HW_STATUS                                                                      0x159f
#define mmDC_I2C_DDCVGA_HW_STATUS_BASE_IDX                                                             2
#define mmDC_I2C_DDCVGA_SPEED                                                                          0x15a0
#define mmDC_I2C_DDCVGA_SPEED_BASE_IDX                                                                 2
#define mmDC_I2C_DDCVGA_SETUP                                                                          0x15a1
#define mmDC_I2C_DDCVGA_SETUP_BASE_IDX                                                                 2
#define mmDC_I2C_EDID_DETECT_CTRL                                                                      0x15a2
#define mmDC_I2C_EDID_DETECT_CTRL_BASE_IDX                                                             2
#define mmDC_I2C_READ_REQUEST_INTERRUPT                                                                0x15a3
#define mmDC_I2C_READ_REQUEST_INTERRUPT_BASE_IDX                                                       2
#define mmGENERIC_I2C_CONTROL                                                                          0x15a4
#define mmGENERIC_I2C_CONTROL_BASE_IDX                                                                 2
#define mmGENERIC_I2C_INTERRUPT_CONTROL                                                                0x15a5
#define mmGENERIC_I2C_INTERRUPT_CONTROL_BASE_IDX                                                       2
#define mmGENERIC_I2C_STATUS                                                                           0x15a6
#define mmGENERIC_I2C_STATUS_BASE_IDX                                                                  2
#define mmGENERIC_I2C_SPEED                                                                            0x15a7
#define mmGENERIC_I2C_SPEED_BASE_IDX                                                                   2
#define mmGENERIC_I2C_SETUP                                                                            0x15a8
#define mmGENERIC_I2C_SETUP_BASE_IDX                                                                   2
#define mmGENERIC_I2C_TRANSACTION                                                                      0x15a9
#define mmGENERIC_I2C_TRANSACTION_BASE_IDX                                                             2
#define mmGENERIC_I2C_DATA                                                                             0x15aa
#define mmGENERIC_I2C_DATA_BASE_IDX                                                                    2
#define mmGENERIC_I2C_PIN_SELECTION                                                                    0x15ab
#define mmGENERIC_I2C_PIN_SELECTION_BASE_IDX                                                           2
#define mmDCO_SCRATCH0                                                                                 0x15b6
#define mmDCO_SCRATCH0_BASE_IDX                                                                        2
#define mmDCO_SCRATCH1                                                                                 0x15b7
#define mmDCO_SCRATCH1_BASE_IDX                                                                        2
#define mmDCO_SCRATCH2                                                                                 0x15b8
#define mmDCO_SCRATCH2_BASE_IDX                                                                        2
#define mmDCO_SCRATCH3                                                                                 0x15b9
#define mmDCO_SCRATCH3_BASE_IDX                                                                        2
#define mmDCO_SCRATCH4                                                                                 0x15ba
#define mmDCO_SCRATCH4_BASE_IDX                                                                        2
#define mmDCO_SCRATCH5                                                                                 0x15bb
#define mmDCO_SCRATCH5_BASE_IDX                                                                        2
#define mmDCO_SCRATCH6                                                                                 0x15bc
#define mmDCO_SCRATCH6_BASE_IDX                                                                        2
#define mmDCO_SCRATCH7                                                                                 0x15bd
#define mmDCO_SCRATCH7_BASE_IDX                                                                        2
#define mmDCE_VCE_CONTROL                                                                              0x15be
#define mmDCE_VCE_CONTROL_BASE_IDX                                                                     2
#define mmDISP_INTERRUPT_STATUS                                                                        0x15bf
#define mmDISP_INTERRUPT_STATUS_BASE_IDX                                                               2
#define mmDISP_INTERRUPT_STATUS_CONTINUE                                                               0x15c0
#define mmDISP_INTERRUPT_STATUS_CONTINUE_BASE_IDX                                                      2
#define mmDISP_INTERRUPT_STATUS_CONTINUE2                                                              0x15c1
#define mmDISP_INTERRUPT_STATUS_CONTINUE2_BASE_IDX                                                     2
#define mmDISP_INTERRUPT_STATUS_CONTINUE3                                                              0x15c2
#define mmDISP_INTERRUPT_STATUS_CONTINUE3_BASE_IDX                                                     2
#define mmDISP_INTERRUPT_STATUS_CONTINUE4                                                              0x15c3
#define mmDISP_INTERRUPT_STATUS_CONTINUE4_BASE_IDX                                                     2
#define mmDISP_INTERRUPT_STATUS_CONTINUE5                                                              0x15c4
#define mmDISP_INTERRUPT_STATUS_CONTINUE5_BASE_IDX                                                     2
#define mmDISP_INTERRUPT_STATUS_CONTINUE6                                                              0x15c5
#define mmDISP_INTERRUPT_STATUS_CONTINUE6_BASE_IDX                                                     2
#define mmDISP_INTERRUPT_STATUS_CONTINUE7                                                              0x15c6
#define mmDISP_INTERRUPT_STATUS_CONTINUE7_BASE_IDX                                                     2
#define mmDISP_INTERRUPT_STATUS_CONTINUE8                                                              0x15c7
#define mmDISP_INTERRUPT_STATUS_CONTINUE8_BASE_IDX                                                     2
#define mmDISP_INTERRUPT_STATUS_CONTINUE9                                                              0x15c8
#define mmDISP_INTERRUPT_STATUS_CONTINUE9_BASE_IDX                                                     2
#define mmDCO_MEM_PWR_STATUS                                                                           0x15c9
#define mmDCO_MEM_PWR_STATUS_BASE_IDX                                                                  2
#define mmDCO_MEM_PWR_CTRL                                                                             0x15ca
#define mmDCO_MEM_PWR_CTRL_BASE_IDX                                                                    2
#define mmDCO_MEM_PWR_CTRL2                                                                            0x15cb
#define mmDCO_MEM_PWR_CTRL2_BASE_IDX                                                                   2
#define mmDCO_CLK_CNTL                                                                                 0x15cc
#define mmDCO_CLK_CNTL_BASE_IDX                                                                        2
#define mmDCO_POWER_MANAGEMENT_CNTL                                                                    0x15d0
#define mmDCO_POWER_MANAGEMENT_CNTL_BASE_IDX                                                           2
#define mmDIG_SOFT_RESET_2                                                                             0x15d2
#define mmDIG_SOFT_RESET_2_BASE_IDX                                                                    2
#define mmDCO_STEREOSYNC_SEL                                                                           0x15d6
#define mmDCO_STEREOSYNC_SEL_BASE_IDX                                                                  2
#define mmDCO_SOFT_RESET                                                                               0x15d9
#define mmDCO_SOFT_RESET_BASE_IDX                                                                      2
#define mmDIG_SOFT_RESET                                                                               0x15da
#define mmDIG_SOFT_RESET_BASE_IDX                                                                      2
#define mmDCO_MEM_PWR_STATUS1                                                                          0x15dc
#define mmDCO_MEM_PWR_STATUS1_BASE_IDX                                                                 2
#define mmDISP_INTERRUPT_STATUS_CONTINUE10                                                             0x15dd
#define mmDISP_INTERRUPT_STATUS_CONTINUE10_BASE_IDX                                                    2
#define mmDCO_CLK_CNTL2                                                                                0x15de
#define mmDCO_CLK_CNTL2_BASE_IDX                                                                       2
#define mmDCO_CLK_CNTL3                                                                                0x15df
#define mmDCO_CLK_CNTL3_BASE_IDX                                                                       2
#define mmDCO_HDMI_RXSTATUS_TIMER_CONTROL                                                              0x15eb
#define mmDCO_HDMI_RXSTATUS_TIMER_CONTROL_BASE_IDX                                                     2
#define mmDCO_PSP_INTERRUPT_STATUS                                                                     0x15ec
#define mmDCO_PSP_INTERRUPT_STATUS_BASE_IDX                                                            2
#define mmDCO_PSP_INTERRUPT_CLEAR                                                                      0x15ed
#define mmDCO_PSP_INTERRUPT_CLEAR_BASE_IDX                                                             2
#define mmDCO_GENERIC_INTERRUPT_MESSAGE                                                                0x15ee
#define mmDCO_GENERIC_INTERRUPT_MESSAGE_BASE_IDX                                                       2
#define mmDCO_GENERIC_INTERRUPT_CLEAR                                                                  0x15ef
#define mmDCO_GENERIC_INTERRUPT_CLEAR_BASE_IDX                                                         2
#define mmFMT_MEMORY0_CONTROL                                                                          0x15f0
#define mmFMT_MEMORY0_CONTROL_BASE_IDX                                                                 2
#define mmFMT_MEMORY1_CONTROL                                                                          0x15f1
#define mmFMT_MEMORY1_CONTROL_BASE_IDX                                                                 2
#define mmFMT_MEMORY2_CONTROL                                                                          0x15f2
#define mmFMT_MEMORY2_CONTROL_BASE_IDX                                                                 2
#define mmFMT_MEMORY3_CONTROL                                                                          0x15f3
#define mmFMT_MEMORY3_CONTROL_BASE_IDX                                                                 2
#define mmFMT_MEMORY4_CONTROL                                                                          0x15f4
#define mmFMT_MEMORY4_CONTROL_BASE_IDX                                                                 2
#define mmFMT_MEMORY5_CONTROL                                                                          0x15f5
#define mmFMT_MEMORY5_CONTROL_BASE_IDX                                                                 2
#define mmDISP_INTERRUPT_STATUS_CONTINUE11                                                             0x15f6
#define mmDISP_INTERRUPT_STATUS_CONTINUE11_BASE_IDX                                                    2
#define mmDC_GENERICA                                                                                  0x207e
#define mmDC_GENERICA_BASE_IDX                                                                         2
#define mmDC_GENERICB                                                                                  0x207f
#define mmDC_GENERICB_BASE_IDX                                                                         2
#define mmDC_PAD_EXTERN_SIG                                                                            0x2080
#define mmDC_PAD_EXTERN_SIG_BASE_IDX                                                                   2
#define mmDC_REF_CLK_CNTL                                                                              0x2081
#define mmDC_REF_CLK_CNTL_BASE_IDX                                                                     2
#define mmDC_GPIO_DEBUG                                                                                0x2082
#define mmDC_GPIO_DEBUG_BASE_IDX                                                                       2
#define mmUNIPHYA_LINK_CNTL                                                                            0x2083
#define mmUNIPHYA_LINK_CNTL_BASE_IDX                                                                   2
#define mmUNIPHYA_CHANNEL_XBAR_CNTL                                                                    0x2084
#define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2
#define mmUNIPHYB_LINK_CNTL                                                                            0x2085
#define mmUNIPHYB_LINK_CNTL_BASE_IDX                                                                   2
#define mmUNIPHYB_CHANNEL_XBAR_CNTL                                                                    0x2086
#define mmUNIPHYB_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2
#define mmUNIPHYC_LINK_CNTL                                                                            0x2087
#define mmUNIPHYC_LINK_CNTL_BASE_IDX                                                                   2
#define mmUNIPHYC_CHANNEL_XBAR_CNTL                                                                    0x2088
#define mmUNIPHYC_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2
#define mmUNIPHYD_LINK_CNTL                                                                            0x2089
#define mmUNIPHYD_LINK_CNTL_BASE_IDX                                                                   2
#define mmUNIPHYD_CHANNEL_XBAR_CNTL                                                                    0x208a
#define mmUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2
#define mmUNIPHYE_LINK_CNTL                                                                            0x208b
#define mmUNIPHYE_LINK_CNTL_BASE_IDX                                                                   2
#define mmUNIPHYE_CHANNEL_XBAR_CNTL                                                                    0x208c
#define mmUNIPHYE_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2
#define mmUNIPHYF_LINK_CNTL                                                                            0x208d
#define mmUNIPHYF_LINK_CNTL_BASE_IDX                                                                   2
#define mmUNIPHYF_CHANNEL_XBAR_CNTL                                                                    0x208e
#define mmUNIPHYF_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2
#define mmUNIPHYG_LINK_CNTL                                                                            0x208f
#define mmUNIPHYG_LINK_CNTL_BASE_IDX                                                                   2
#define mmUNIPHYG_CHANNEL_XBAR_CNTL                                                                    0x2090
#define mmUNIPHYG_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2
#define mmDCIO_WRCMD_DELAY                                                                             0x2094
#define mmDCIO_WRCMD_DELAY_BASE_IDX                                                                    2
#define mmDC_PINSTRAPS                                                                                 0x2096
#define mmDC_PINSTRAPS_BASE_IDX                                                                        2
#define mmCC_DC_MISC_STRAPS                                                                            0x2097
#define mmCC_DC_MISC_STRAPS_BASE_IDX                                                                   2
#define mmDC_DVODATA_CONFIG                                                                            0x2098
#define mmDC_DVODATA_CONFIG_BASE_IDX                                                                   2
#define mmLVTMA_PWRSEQ_CNTL                                                                            0x2099
#define mmLVTMA_PWRSEQ_CNTL_BASE_IDX                                                                   2
#define mmLVTMA_PWRSEQ_STATE                                                                           0x209a
#define mmLVTMA_PWRSEQ_STATE_BASE_IDX                                                                  2
#define mmLVTMA_PWRSEQ_REF_DIV                                                                         0x209b
#define mmLVTMA_PWRSEQ_REF_DIV_BASE_IDX                                                                2
#define mmLVTMA_PWRSEQ_DELAY1                                                                          0x209c
#define mmLVTMA_PWRSEQ_DELAY1_BASE_IDX                                                                 2
#define mmLVTMA_PWRSEQ_DELAY2                                                                          0x209d
#define mmLVTMA_PWRSEQ_DELAY2_BASE_IDX                                                                 2
#define mmBL_PWM_CNTL                                                                                  0x209e
#define mmBL_PWM_CNTL_BASE_IDX                                                                         2
#define mmBL_PWM_CNTL2                                                                                 0x209f
#define mmBL_PWM_CNTL2_BASE_IDX                                                                        2
#define mmBL_PWM_PERIOD_CNTL                                                                           0x20a0
#define mmBL_PWM_PERIOD_CNTL_BASE_IDX                                                                  2
#define mmBL_PWM_GRP1_REG_LOCK                                                                         0x20a1
#define mmBL_PWM_GRP1_REG_LOCK_BASE_IDX                                                                2
#define mmDCIO_GSL_GENLK_PAD_CNTL                                                                      0x20a2
#define mmDCIO_GSL_GENLK_PAD_CNTL_BASE_IDX                                                             2
#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL                                                                   0x20a3
#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL_BASE_IDX                                                          2
#define mmDCIO_GSL0_CNTL                                                                               0x20a4
#define mmDCIO_GSL0_CNTL_BASE_IDX                                                                      2
#define mmDCIO_GSL1_CNTL                                                                               0x20a5
#define mmDCIO_GSL1_CNTL_BASE_IDX                                                                      2
#define mmDCIO_GSL2_CNTL                                                                               0x20a6
#define mmDCIO_GSL2_CNTL_BASE_IDX                                                                      2
#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE                                                         0x20a7
#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE_BASE_IDX                                                2
#define mmDC_GPU_TIMER_START_POSITION_P_FLIP                                                           0x20a8
#define mmDC_GPU_TIMER_START_POSITION_P_FLIP_BASE_IDX                                                  2
#define mmDC_GPU_TIMER_READ                                                                            0x20a9
#define mmDC_GPU_TIMER_READ_BASE_IDX                                                                   2
#define mmDC_GPU_TIMER_READ_CNTL                                                                       0x20aa
#define mmDC_GPU_TIMER_READ_CNTL_BASE_IDX                                                              2
#define mmDCIO_CLOCK_CNTL                                                                              0x20ab
#define mmDCIO_CLOCK_CNTL_BASE_IDX                                                                     2
#define mmDCO_DCFE_EXT_VSYNC_CNTL                                                                      0x20ae
#define mmDCO_DCFE_EXT_VSYNC_CNTL_BASE_IDX                                                             2
#define mmDCIO_SOFT_RESET                                                                              0x20b4
#define mmDCIO_SOFT_RESET_BASE_IDX                                                                     2
#define mmDCIO_DPHY_SEL                                                                                0x20b5
#define mmDCIO_DPHY_SEL_BASE_IDX                                                                       2
#define mmUNIPHY_IMPCAL_LINKA                                                                          0x20b6
#define mmUNIPHY_IMPCAL_LINKA_BASE_IDX                                                                 2
#define mmUNIPHY_IMPCAL_LINKB                                                                          0x20b7
#define mmUNIPHY_IMPCAL_LINKB_BASE_IDX                                                                 2
#define mmUNIPHY_IMPCAL_PERIOD                                                                         0x20b8
#define mmUNIPHY_IMPCAL_PERIOD_BASE_IDX                                                                2
#define mmAUXP_IMPCAL                                                                                  0x20b9
#define mmAUXP_IMPCAL_BASE_IDX                                                                         2
#define mmAUXN_IMPCAL                                                                                  0x20ba
#define mmAUXN_IMPCAL_BASE_IDX                                                                         2
#define mmDCIO_IMPCAL_CNTL                                                                             0x20bb
#define mmDCIO_IMPCAL_CNTL_BASE_IDX                                                                    2
#define mmUNIPHY_IMPCAL_PSW_AB                                                                         0x20bc
#define mmUNIPHY_IMPCAL_PSW_AB_BASE_IDX                                                                2
#define mmUNIPHY_IMPCAL_LINKC                                                                          0x20bd
#define mmUNIPHY_IMPCAL_LINKC_BASE_IDX                                                                 2
#define mmUNIPHY_IMPCAL_LINKD                                                                          0x20be
#define mmUNIPHY_IMPCAL_LINKD_BASE_IDX                                                                 2
#define mmDCIO_IMPCAL_CNTL_CD                                                                          0x20bf
#define mmDCIO_IMPCAL_CNTL_CD_BASE_IDX                                                                 2
#define mmUNIPHY_IMPCAL_PSW_CD                                                                         0x20c0
#define mmUNIPHY_IMPCAL_PSW_CD_BASE_IDX                                                                2
#define mmUNIPHY_IMPCAL_LINKE                                                                          0x20c1
#define mmUNIPHY_IMPCAL_LINKE_BASE_IDX                                                                 2
#define mmUNIPHY_IMPCAL_LINKF                                                                          0x20c2
#define mmUNIPHY_IMPCAL_LINKF_BASE_IDX                                                                 2
#define mmDCIO_IMPCAL_CNTL_EF                                                                          0x20c3
#define mmDCIO_IMPCAL_CNTL_EF_BASE_IDX                                                                 2
#define mmUNIPHY_IMPCAL_PSW_EF                                                                         0x20c4
#define mmUNIPHY_IMPCAL_PSW_EF_BASE_IDX                                                                2
#define mmUNIPHYLPA_LINK_CNTL                                                                          0x20c5
#define mmUNIPHYLPA_LINK_CNTL_BASE_IDX                                                                 2
#define mmUNIPHYLPB_LINK_CNTL                                                                          0x20c6
#define mmUNIPHYLPB_LINK_CNTL_BASE_IDX                                                                 2
#define mmUNIPHYLPA_CHANNEL_XBAR_CNTL                                                                  0x20c7
#define mmUNIPHYLPA_CHANNEL_XBAR_CNTL_BASE_IDX                                                         2
#define mmUNIPHYLPB_CHANNEL_XBAR_CNTL                                                                  0x20c8
#define mmUNIPHYLPB_CHANNEL_XBAR_CNTL_BASE_IDX                                                         2
#define mmDCIO_DPCS_TX_INTERRUPT                                                                       0x20c9
#define mmDCIO_DPCS_TX_INTERRUPT_BASE_IDX                                                              2
#define mmDCIO_DPCS_RX_INTERRUPT                                                                       0x20ca
#define mmDCIO_DPCS_RX_INTERRUPT_BASE_IDX                                                              2
#define mmDCIO_SEMAPHORE0                                                                              0x20cb
#define mmDCIO_SEMAPHORE0_BASE_IDX                                                                     2
#define mmDCIO_SEMAPHORE1                                                                              0x20cc
#define mmDCIO_SEMAPHORE1_BASE_IDX                                                                     2
#define mmDCIO_SEMAPHORE2                                                                              0x20cd
#define mmDCIO_SEMAPHORE2_BASE_IDX                                                                     2
#define mmDCIO_SEMAPHORE3                                                                              0x20ce
#define mmDCIO_SEMAPHORE3_BASE_IDX                                                                     2
#define mmDCIO_SEMAPHORE4                                                                              0x20cf
#define mmDCIO_SEMAPHORE4_BASE_IDX                                                                     2
#define mmDCIO_SEMAPHORE5                                                                              0x20d0
#define mmDCIO_SEMAPHORE5_BASE_IDX                                                                     2
#define mmDCIO_SEMAPHORE6                                                                              0x20d1
#define mmDCIO_SEMAPHORE6_BASE_IDX                                                                     2
#define mmDCIO_SEMAPHORE7                                                                              0x20d2
#define mmDCIO_SEMAPHORE7_BASE_IDX                                                                     2
#define mmDC_GPIO_GENERIC_MASK                                                                         0x20de
#define mmDC_GPIO_GENERIC_MASK_BASE_IDX                                                                2
#define mmDC_GPIO_GENERIC_A                                                                            0x20df
#define mmDC_GPIO_GENERIC_A_BASE_IDX                                                                   2
#define mmDC_GPIO_GENERIC_EN                                                                           0x20e0
#define mmDC_GPIO_GENERIC_EN_BASE_IDX                                                                  2
#define mmDC_GPIO_GENERIC_Y                                                                            0x20e1
#define mmDC_GPIO_GENERIC_Y_BASE_IDX                                                                   2
#define mmDC_GPIO_DVODATA_MASK                                                                         0x20e2
#define mmDC_GPIO_DVODATA_MASK_BASE_IDX                                                                2
#define mmDC_GPIO_DVODATA_A                                                                            0x20e3
#define mmDC_GPIO_DVODATA_A_BASE_IDX                                                                   2
#define mmDC_GPIO_DVODATA_EN                                                                           0x20e4
#define mmDC_GPIO_DVODATA_EN_BASE_IDX                                                                  2
#define mmDC_GPIO_DVODATA_Y                                                                            0x20e5
#define mmDC_GPIO_DVODATA_Y_BASE_IDX                                                                   2
#define mmDC_GPIO_DDC1_MASK                                                                            0x20e6
#define mmDC_GPIO_DDC1_MASK_BASE_IDX                                                                   2
#define mmDC_GPIO_DDC1_A                                                                               0x20e7
#define mmDC_GPIO_DDC1_A_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC1_EN                                                                              0x20e8
#define mmDC_GPIO_DDC1_EN_BASE_IDX                                                                     2
#define mmDC_GPIO_DDC1_Y                                                                               0x20e9
#define mmDC_GPIO_DDC1_Y_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC2_MASK                                                                            0x20ea
#define mmDC_GPIO_DDC2_MASK_BASE_IDX                                                                   2
#define mmDC_GPIO_DDC2_A                                                                               0x20eb
#define mmDC_GPIO_DDC2_A_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC2_EN                                                                              0x20ec
#define mmDC_GPIO_DDC2_EN_BASE_IDX                                                                     2
#define mmDC_GPIO_DDC2_Y                                                                               0x20ed
#define mmDC_GPIO_DDC2_Y_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC3_MASK                                                                            0x20ee
#define mmDC_GPIO_DDC3_MASK_BASE_IDX                                                                   2
#define mmDC_GPIO_DDC3_A                                                                               0x20ef
#define mmDC_GPIO_DDC3_A_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC3_EN                                                                              0x20f0
#define mmDC_GPIO_DDC3_EN_BASE_IDX                                                                     2
#define mmDC_GPIO_DDC3_Y                                                                               0x20f1
#define mmDC_GPIO_DDC3_Y_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC4_MASK                                                                            0x20f2
#define mmDC_GPIO_DDC4_MASK_BASE_IDX                                                                   2
#define mmDC_GPIO_DDC4_A                                                                               0x20f3
#define mmDC_GPIO_DDC4_A_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC4_EN                                                                              0x20f4
#define mmDC_GPIO_DDC4_EN_BASE_IDX                                                                     2
#define mmDC_GPIO_DDC4_Y                                                                               0x20f5
#define mmDC_GPIO_DDC4_Y_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC5_MASK                                                                            0x20f6
#define mmDC_GPIO_DDC5_MASK_BASE_IDX                                                                   2
#define mmDC_GPIO_DDC5_A                                                                               0x20f7
#define mmDC_GPIO_DDC5_A_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC5_EN                                                                              0x20f8
#define mmDC_GPIO_DDC5_EN_BASE_IDX                                                                     2
#define mmDC_GPIO_DDC5_Y                                                                               0x20f9
#define mmDC_GPIO_DDC5_Y_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC6_MASK                                                                            0x20fa
#define mmDC_GPIO_DDC6_MASK_BASE_IDX                                                                   2
#define mmDC_GPIO_DDC6_A                                                                               0x20fb
#define mmDC_GPIO_DDC6_A_BASE_IDX                                                                      2
#define mmDC_GPIO_DDC6_EN                                                                              0x20fc
#define mmDC_GPIO_DDC6_EN_BASE_IDX                                                                     2
#define mmDC_GPIO_DDC6_Y                                                                               0x20fd
#define mmDC_GPIO_DDC6_Y_BASE_IDX                                                                      2
#define mmDC_GPIO_DDCVGA_MASK                                                                          0x20fe
#define mmDC_GPIO_DDCVGA_MASK_BASE_IDX                                                                 2
#define mmDC_GPIO_DDCVGA_A                                                                             0x20ff
#define mmDC_GPIO_DDCVGA_A_BASE_IDX                                                                    2
#define mmDC_GPIO_DDCVGA_EN                                                                            0x2100
#define mmDC_GPIO_DDCVGA_EN_BASE_IDX                                                                   2
#define mmDC_GPIO_DDCVGA_Y                                                                             0x2101
#define mmDC_GPIO_DDCVGA_Y_BASE_IDX                                                                    2
#define mmDC_GPIO_SYNCA_MASK                                                                           0x2102
#define mmDC_GPIO_SYNCA_MASK_BASE_IDX                                                                  2
#define mmDC_GPIO_SYNCA_A                                                                              0x2103
#define mmDC_GPIO_SYNCA_A_BASE_IDX                                                                     2
#define mmDC_GPIO_SYNCA_EN                                                                             0x2104
#define mmDC_GPIO_SYNCA_EN_BASE_IDX                                                                    2
#define mmDC_GPIO_SYNCA_Y                                                                              0x2105
#define mmDC_GPIO_SYNCA_Y_BASE_IDX                                                                     2
#define mmDC_GPIO_GENLK_MASK                                                                           0x2106
#define mmDC_GPIO_GENLK_MASK_BASE_IDX                                                                  2
#define mmDC_GPIO_GENLK_A                                                                              0x2107
#define mmDC_GPIO_GENLK_A_BASE_IDX                                                                     2
#define mmDC_GPIO_GENLK_EN                                                                             0x2108
#define mmDC_GPIO_GENLK_EN_BASE_IDX                                                                    2
#define mmDC_GPIO_GENLK_Y                                                                              0x2109
#define mmDC_GPIO_GENLK_Y_BASE_IDX                                                                     2
#define mmDC_GPIO_HPD_MASK                                                                             0x210a
#define mmDC_GPIO_HPD_MASK_BASE_IDX                                                                    2
#define mmDC_GPIO_HPD_A                                                                                0x210b
#define mmDC_GPIO_HPD_A_BASE_IDX                                                                       2
#define mmDC_GPIO_HPD_EN                                                                               0x210c
#define mmDC_GPIO_HPD_EN_BASE_IDX                                                                      2
#define mmDC_GPIO_HPD_Y                                                                                0x210d
#define mmDC_GPIO_HPD_Y_BASE_IDX                                                                       2
#define mmDC_GPIO_PWRSEQ_MASK                                                                          0x210e
#define mmDC_GPIO_PWRSEQ_MASK_BASE_IDX                                                                 2
#define mmDC_GPIO_PWRSEQ_A                                                                             0x210f
#define mmDC_GPIO_PWRSEQ_A_BASE_IDX                                                                    2
#define mmDC_GPIO_PWRSEQ_EN                                                                            0x2110
#define mmDC_GPIO_PWRSEQ_EN_BASE_IDX                                                                   2
#define mmDC_GPIO_PWRSEQ_Y                                                                             0x2111
#define mmDC_GPIO_PWRSEQ_Y_BASE_IDX                                                                    2
#define mmDC_GPIO_PAD_STRENGTH_1                                                                       0x2112
#define mmDC_GPIO_PAD_STRENGTH_1_BASE_IDX                                                              2
#define mmDC_GPIO_PAD_STRENGTH_2                                                                       0x2113
#define mmDC_GPIO_PAD_STRENGTH_2_BASE_IDX                                                              2
#define mmPHY_AUX_CNTL                                                                                 0x2115
#define mmPHY_AUX_CNTL_BASE_IDX                                                                        2
#define mmDC_GPIO_I2CPAD_MASK                                                                          0x2116
#define mmDC_GPIO_I2CPAD_MASK_BASE_IDX                                                                 2
#define mmDC_GPIO_I2CPAD_A                                                                             0x2117
#define mmDC_GPIO_I2CPAD_A_BASE_IDX                                                                    2
#define mmDC_GPIO_I2CPAD_EN                                                                            0x2118
#define mmDC_GPIO_I2CPAD_EN_BASE_IDX                                                                   2
#define mmDC_GPIO_I2CPAD_Y                                                                             0x2119
#define mmDC_GPIO_I2CPAD_Y_BASE_IDX                                                                    2
#define mmDC_GPIO_I2CPAD_STRENGTH                                                                      0x211a
#define mmDC_GPIO_I2CPAD_STRENGTH_BASE_IDX                                                             2
#define mmDVO_STRENGTH_CONTROL                                                                         0x211b
#define mmDVO_STRENGTH_CONTROL_BASE_IDX                                                                2
#define mmDVO_VREF_CONTROL                                                                             0x211c
#define mmDVO_VREF_CONTROL_BASE_IDX                                                                    2
#define mmDVO_SKEW_ADJUST                                                                              0x211d
#define mmDVO_SKEW_ADJUST_BASE_IDX                                                                     2
#define mmDC_GPIO_I2S_SPDIF_MASK                                                                       0x2126
#define mmDC_GPIO_I2S_SPDIF_MASK_BASE_IDX                                                              2
#define mmDC_GPIO_I2S_SPDIF_A                                                                          0x2127
#define mmDC_GPIO_I2S_SPDIF_A_BASE_IDX                                                                 2
#define mmDC_GPIO_I2S_SPDIF_EN                                                                         0x2128
#define mmDC_GPIO_I2S_SPDIF_EN_BASE_IDX                                                                2
#define mmDC_GPIO_I2S_SPDIF_Y                                                                          0x2129
#define mmDC_GPIO_I2S_SPDIF_Y_BASE_IDX                                                                 2
#define mmDC_GPIO_I2S_SPDIF_STRENGTH                                                                   0x212a
#define mmDC_GPIO_I2S_SPDIF_STRENGTH_BASE_IDX                                                          2
#define mmDC_GPIO_TX12_EN                                                                              0x212b
#define mmDC_GPIO_TX12_EN_BASE_IDX                                                                     2
#define mmDC_GPIO_AUX_CTRL_0                                                                           0x212c
#define mmDC_GPIO_AUX_CTRL_0_BASE_IDX                                                                  2
#define mmDC_GPIO_AUX_CTRL_1                                                                           0x212d
#define mmDC_GPIO_AUX_CTRL_1_BASE_IDX                                                                  2
#define mmDC_GPIO_AUX_CTRL_2                                                                           0x212e
#define mmDC_GPIO_AUX_CTRL_2_BASE_IDX                                                                  2
#define mmDC_GPIO_RXEN                                                                                 0x212f
#define mmDC_GPIO_RXEN_BASE_IDX                                                                        2
#define mmDC_GPIO_AUX_CTRL_3                                                                           0x2130
#define mmDC_GPIO_AUX_CTRL_3_BASE_IDX                                                                  2
#define mmDC_GPIO_AUX_CTRL_4                                                                           0x2131
#define mmDC_GPIO_AUX_CTRL_4_BASE_IDX                                                                  2
#define mmDC_GPIO_AUX_CTRL_5                                                                           0x2132
#define mmDC_GPIO_AUX_CTRL_5_BASE_IDX                                                                  2
#define mmAUXI2C_PAD_ALL_PWR_OK                                                                        0x2133
#define mmAUXI2C_PAD_ALL_PWR_OK_BASE_IDX                                                               2
#define mmDC_GPIO_PULLUPEN                                                                             0x2134
#define mmDC_GPIO_PULLUPEN_BASE_IDX                                                                    2
#define mmDC_GPIO_AUX_CTRL_6                                                                           0x2135
#define mmDC_GPIO_AUX_CTRL_6_BASE_IDX                                                                  2
#define mmBPHYC_DAC_MACRO_CNTL                                                                         0x2136
#define mmBPHYC_DAC_MACRO_CNTL_BASE_IDX                                                                2
#define mmDAC_MACRO_CNTL_RESERVED0                                                                     0x2136
#define mmDAC_MACRO_CNTL_RESERVED0_BASE_IDX                                                            2
#define mmBPHYC_DAC_AUTO_CALIB_CONTROL                                                                 0x2137
#define mmBPHYC_DAC_AUTO_CALIB_CONTROL_BASE_IDX                                                        2
#define mmDAC_MACRO_CNTL_RESERVED1                                                                     0x2137
#define mmDAC_MACRO_CNTL_RESERVED1_BASE_IDX                                                            2
#define mmDAC_MACRO_CNTL_RESERVED2                                                                     0x2138
#define mmDAC_MACRO_CNTL_RESERVED2_BASE_IDX                                                            2
#define mmDAC_MACRO_CNTL_RESERVED3                                                                     0x2139
#define mmDAC_MACRO_CNTL_RESERVED3_BASE_IDX                                                            2
#define mmDISP_DSI_DUAL_CTRL                                                                           0x277e
#define mmDISP_DSI_DUAL_CTRL_BASE_IDX                                                                  2
#define mmDPHY_MACRO_CNTL_RESERVED0                                                                    0x283e
#define mmDPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED1                                                                    0x283f
#define mmDPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED2                                                                    0x2840
#define mmDPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED3                                                                    0x2841
#define mmDPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED4                                                                    0x2842
#define mmDPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED5                                                                    0x2843
#define mmDPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED6                                                                    0x2844
#define mmDPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED7                                                                    0x2845
#define mmDPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED8                                                                    0x2846
#define mmDPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED9                                                                    0x2847
#define mmDPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                                           2
#define mmDPHY_MACRO_CNTL_RESERVED10                                                                   0x2848
#define mmDPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED11                                                                   0x2849
#define mmDPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED12                                                                   0x284a
#define mmDPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED13                                                                   0x284b
#define mmDPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED14                                                                   0x284c
#define mmDPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED15                                                                   0x284d
#define mmDPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED16                                                                   0x284e
#define mmDPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED17                                                                   0x284f
#define mmDPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED18                                                                   0x2850
#define mmDPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED19                                                                   0x2851
#define mmDPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED20                                                                   0x2852
#define mmDPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED21                                                                   0x2853
#define mmDPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED22                                                                   0x2854
#define mmDPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED23                                                                   0x2855
#define mmDPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED24                                                                   0x2856
#define mmDPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED25                                                                   0x2857
#define mmDPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED26                                                                   0x2858
#define mmDPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED27                                                                   0x2859
#define mmDPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED28                                                                   0x285a
#define mmDPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED29                                                                   0x285b
#define mmDPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED30                                                                   0x285c
#define mmDPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED31                                                                   0x285d
#define mmDPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED32                                                                   0x285e
#define mmDPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED33                                                                   0x285f
#define mmDPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED34                                                                   0x2860
#define mmDPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED35                                                                   0x2861
#define mmDPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED36                                                                   0x2862
#define mmDPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED37                                                                   0x2863
#define mmDPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED38                                                                   0x2864
#define mmDPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED39                                                                   0x2865
#define mmDPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED40                                                                   0x2866
#define mmDPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED41                                                                   0x2867
#define mmDPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED42                                                                   0x2868
#define mmDPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED43                                                                   0x2869
#define mmDPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED44                                                                   0x286a
#define mmDPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED45                                                                   0x286b
#define mmDPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED46                                                                   0x286c
#define mmDPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED47                                                                   0x286d
#define mmDPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED48                                                                   0x286e
#define mmDPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED49                                                                   0x286f
#define mmDPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED50                                                                   0x2870
#define mmDPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED51                                                                   0x2871
#define mmDPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED52                                                                   0x2872
#define mmDPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED53                                                                   0x2873
#define mmDPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED54                                                                   0x2874
#define mmDPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED55                                                                   0x2875
#define mmDPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED56                                                                   0x2876
#define mmDPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED57                                                                   0x2877
#define mmDPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED58                                                                   0x2878
#define mmDPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED59                                                                   0x2879
#define mmDPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED60                                                                   0x287a
#define mmDPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED61                                                                   0x287b
#define mmDPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED62                                                                   0x287c
#define mmDPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                                          2
#define mmDPHY_MACRO_CNTL_RESERVED63                                                                   0x287d
#define mmDPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                                          2
#define mmDPRX_AUX_REFERENCE_PULSE_DIV                                                                 0x2a7e
#define mmDPRX_AUX_REFERENCE_PULSE_DIV_BASE_IDX                                                        2
#define mmDPRX_AUX_CONTROL                                                                             0x2a7f
#define mmDPRX_AUX_CONTROL_BASE_IDX                                                                    2
#define mmDPRX_AUX_HPD_CONTROL1                                                                        0x2a80
#define mmDPRX_AUX_HPD_CONTROL1_BASE_IDX                                                               2
#define mmDPRX_AUX_HPD_CONTROL2                                                                        0x2a81
#define mmDPRX_AUX_HPD_CONTROL2_BASE_IDX                                                               2
#define mmDPRX_AUX_RX_STATUS                                                                           0x2a82
#define mmDPRX_AUX_RX_STATUS_BASE_IDX                                                                  2
#define mmDPRX_AUX_RX_ERROR_MASK                                                                       0x2a83
#define mmDPRX_AUX_RX_ERROR_MASK_BASE_IDX                                                              2
#define mmDPRX_AUX_DPHY_TX_REF_CONTROL                                                                 0x2a84
#define mmDPRX_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                        2
#define mmDPRX_AUX_DPHY_TX_CONTROL                                                                     0x2a85
#define mmDPRX_AUX_DPHY_TX_CONTROL_BASE_IDX                                                            2
#define mmDPRX_AUX_DPHY_RX_CONTROL0                                                                    0x2a86
#define mmDPRX_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                           2
#define mmDPRX_AUX_DPHY_RX_CONTROL1                                                                    0x2a87
#define mmDPRX_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                           2
#define mmDPRX_AUX_DPHY_TX_STATUS                                                                      0x2a88
#define mmDPRX_AUX_DPHY_TX_STATUS_BASE_IDX                                                             2
#define mmDPRX_AUX_DPHY_RX_STATUS                                                                      0x2a89
#define mmDPRX_AUX_DPHY_RX_STATUS_BASE_IDX                                                             2
#define mmDPRX_AUX_DMCU_HW_INT_STATUS                                                                  0x2a8a
#define mmDPRX_AUX_DMCU_HW_INT_STATUS_BASE_IDX                                                         2
#define mmDPRX_AUX_DMCU_HW_INT_ACK                                                                     0x2a8b
#define mmDPRX_AUX_DMCU_HW_INT_ACK_BASE_IDX                                                            2
#define mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT1                                                              0x2a8c
#define mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT1_BASE_IDX                                                     2
#define mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT2                                                              0x2a8d
#define mmDPRX_AUX_CPU_TO_DMCU_INTERRUPT2_BASE_IDX                                                     2
#define mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT1                                                              0x2a8e
#define mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT1_BASE_IDX                                                     2
#define mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT2                                                              0x2a8f
#define mmDPRX_AUX_DMCU_TO_CPU_INTERRUPT2_BASE_IDX                                                     2
#define mmDPRX_AUX_AUX_BUF_INDEX                                                                       0x2a90
#define mmDPRX_AUX_AUX_BUF_INDEX_BASE_IDX                                                              2
#define mmDPRX_AUX_AUX_BUF_DATA                                                                        0x2a91
#define mmDPRX_AUX_AUX_BUF_DATA_BASE_IDX                                                               2
#define mmDPRX_AUX_EDID_INDEX                                                                          0x2a92
#define mmDPRX_AUX_EDID_INDEX_BASE_IDX                                                                 2
#define mmDPRX_AUX_EDID_DATA                                                                           0x2a93
#define mmDPRX_AUX_EDID_DATA_BASE_IDX                                                                  2
#define mmDPRX_AUX_DPCD_INDEX1                                                                         0x2a94
#define mmDPRX_AUX_DPCD_INDEX1_BASE_IDX                                                                2
#define mmDPRX_AUX_DPCD_DATA1                                                                          0x2a95
#define mmDPRX_AUX_DPCD_DATA1_BASE_IDX                                                                 2
#define mmDPRX_AUX_DPCD_INDEX2                                                                         0x2a96
#define mmDPRX_AUX_DPCD_INDEX2_BASE_IDX                                                                2
#define mmDPRX_AUX_DPCD_DATA2                                                                          0x2a97
#define mmDPRX_AUX_DPCD_DATA2_BASE_IDX                                                                 2
#define mmDPRX_AUX_MSG_INDEX1                                                                          0x2a98
#define mmDPRX_AUX_MSG_INDEX1_BASE_IDX                                                                 2
#define mmDPRX_AUX_MSG_DATA1                                                                           0x2a99
#define mmDPRX_AUX_MSG_DATA1_BASE_IDX                                                                  2
#define mmDPRX_AUX_MSG_INDEX2                                                                          0x2a9a
#define mmDPRX_AUX_MSG_INDEX2_BASE_IDX                                                                 2
#define mmDPRX_AUX_MSG_DATA2                                                                           0x2a9b
#define mmDPRX_AUX_MSG_DATA2_BASE_IDX                                                                  2
#define mmDPRX_AUX_KSV_INDEX1                                                                          0x2a9c
#define mmDPRX_AUX_KSV_INDEX1_BASE_IDX                                                                 2
#define mmDPRX_AUX_KSV_DATA1                                                                           0x2a9d
#define mmDPRX_AUX_KSV_DATA1_BASE_IDX                                                                  2
#define mmDPRX_AUX_KSV_INDEX2                                                                          0x2a9e
#define mmDPRX_AUX_KSV_INDEX2_BASE_IDX                                                                 2
#define mmDPRX_AUX_KSV_DATA2                                                                           0x2a9f
#define mmDPRX_AUX_KSV_DATA2_BASE_IDX                                                                  2
#define mmDPRX_AUX_MSG_TIMEOUT_CONTROL                                                                 0x2aa0
#define mmDPRX_AUX_MSG_TIMEOUT_CONTROL_BASE_IDX                                                        2
#define mmDPRX_AUX_MSG_BUF_CONTROL1                                                                    0x2aa1
#define mmDPRX_AUX_MSG_BUF_CONTROL1_BASE_IDX                                                           2
#define mmDPRX_AUX_MSG_BUF_CONTROL2                                                                    0x2aa2
#define mmDPRX_AUX_MSG_BUF_CONTROL2_BASE_IDX                                                           2
#define mmDPRX_AUX_SCRATCH1                                                                            0x2aa3
#define mmDPRX_AUX_SCRATCH1_BASE_IDX                                                                   2
#define mmDPRX_AUX_SCRATCH2                                                                            0x2aa4
#define mmDPRX_AUX_SCRATCH2_BASE_IDX                                                                   2
#define mmDPRX_AUX_MSG1_PENDING                                                                        0x2aa5
#define mmDPRX_AUX_MSG1_PENDING_BASE_IDX                                                               2
#define mmDPRX_AUX_MSG2_PENDING                                                                        0x2aa6
#define mmDPRX_AUX_MSG2_PENDING_BASE_IDX                                                               2
#define mmDPRX_AUX_MSG3_PENDING                                                                        0x2aa7
#define mmDPRX_AUX_MSG3_PENDING_BASE_IDX                                                               2
#define mmDPRX_AUX_MSG4_PENDING                                                                        0x2aa8
#define mmDPRX_AUX_MSG4_PENDING_BASE_IDX                                                               2
#define mmDPRX_DPHY_DPCD_LANE_COUNT_SET                                                                0x2afe
#define mmDPRX_DPHY_DPCD_LANE_COUNT_SET_BASE_IDX                                                       2
#define mmDPRX_DPHY_DPCD_TRAINING_PATTERN_SET                                                          0x2aff
#define mmDPRX_DPHY_DPCD_TRAINING_PATTERN_SET_BASE_IDX                                                 2
#define mmDPRX_DPHY_DPCD_MSTM_CTRL                                                                     0x2b00
#define mmDPRX_DPHY_DPCD_MSTM_CTRL_BASE_IDX                                                            2
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_SET                                                           0x2b01
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_SET_BASE_IDX                                                  2
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_STATUS                                                        0x2b02
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE0_STATUS_BASE_IDX                                               2
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_SET                                                           0x2b03
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_SET_BASE_IDX                                                  2
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_STATUS                                                        0x2b04
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE1_STATUS_BASE_IDX                                               2
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_SET                                                           0x2b05
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_SET_BASE_IDX                                                  2
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_STATUS                                                        0x2b06
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE2_STATUS_BASE_IDX                                               2
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_SET                                                           0x2b07
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_SET_BASE_IDX                                                  2
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_STATUS                                                        0x2b08
#define mmDPRX_DPHY_DPCD_LINK_QUAL_LANE3_STATUS_BASE_IDX                                               2
#define mmDPRX_DPHY_READY                                                                              0x2b09
#define mmDPRX_DPHY_READY_BASE_IDX                                                                     2
#define mmDPRX_DPHY_COMMA_STATUS                                                                       0x2b0b
#define mmDPRX_DPHY_COMMA_STATUS_BASE_IDX                                                              2
#define mmDPRX_DPHY_LANE_ALIGN_ERROR_STATUS_UPDATED                                                    0x2b0c
#define mmDPRX_DPHY_LANE_ALIGN_ERROR_STATUS_UPDATED_BASE_IDX                                           2
#define mmDPRX_DPHY_LANE_ALIGN_STATUS_UPDATED                                                          0x2b0d
#define mmDPRX_DPHY_LANE_ALIGN_STATUS_UPDATED_BASE_IDX                                                 2
#define mmDPRX_DPHY_ERROR_THRESH_A_LANE0                                                               0x2b0f
#define mmDPRX_DPHY_ERROR_THRESH_A_LANE0_BASE_IDX                                                      2
#define mmDPRX_DPHY_ERROR_COUNT_A_LANE0                                                                0x2b11
#define mmDPRX_DPHY_ERROR_COUNT_A_LANE0_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_COUNT_B_LANE0                                                                0x2b12
#define mmDPRX_DPHY_ERROR_COUNT_B_LANE0_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_COUNT_C_LANE0                                                                0x2b13
#define mmDPRX_DPHY_ERROR_COUNT_C_LANE0_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_THRESH_A_LANE1                                                               0x2b14
#define mmDPRX_DPHY_ERROR_THRESH_A_LANE1_BASE_IDX                                                      2
#define mmDPRX_DPHY_ERROR_COUNT_A_LANE1                                                                0x2b16
#define mmDPRX_DPHY_ERROR_COUNT_A_LANE1_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_COUNT_B_LANE1                                                                0x2b17
#define mmDPRX_DPHY_ERROR_COUNT_B_LANE1_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_COUNT_C_LANE1                                                                0x2b18
#define mmDPRX_DPHY_ERROR_COUNT_C_LANE1_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_THRESH_A_LANE2                                                               0x2b19
#define mmDPRX_DPHY_ERROR_THRESH_A_LANE2_BASE_IDX                                                      2
#define mmDPRX_DPHY_ERROR_COUNT_A_LANE2                                                                0x2b1b
#define mmDPRX_DPHY_ERROR_COUNT_A_LANE2_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_COUNT_B_LANE2                                                                0x2b1c
#define mmDPRX_DPHY_ERROR_COUNT_B_LANE2_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_COUNT_C_LANE2                                                                0x2b1d
#define mmDPRX_DPHY_ERROR_COUNT_C_LANE2_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_THRESH_A_LANE3                                                               0x2b1e
#define mmDPRX_DPHY_ERROR_THRESH_A_LANE3_BASE_IDX                                                      2
#define mmDPRX_DPHY_ERROR_COUNT_A_LANE3                                                                0x2b20
#define mmDPRX_DPHY_ERROR_COUNT_A_LANE3_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_COUNT_B_LANE3                                                                0x2b21
#define mmDPRX_DPHY_ERROR_COUNT_B_LANE3_BASE_IDX                                                       2
#define mmDPRX_DPHY_ERROR_COUNT_C_LANE3                                                                0x2b22
#define mmDPRX_DPHY_ERROR_COUNT_C_LANE3_BASE_IDX                                                       2
#define mmDPRX_DPHY_BS_ERROR_THRESH_GLOBAL                                                             0x2b24
#define mmDPRX_DPHY_BS_ERROR_THRESH_GLOBAL_BASE_IDX                                                    2
#define mmDPRX_DPHY_SR_ERROR_COUNT_A                                                                   0x2b25
#define mmDPRX_DPHY_SR_ERROR_COUNT_A_BASE_IDX                                                          2
#define mmDPRX_DPHY_BS_ERROR_COUNT_A                                                                   0x2b27
#define mmDPRX_DPHY_BS_ERROR_COUNT_A_BASE_IDX                                                          2
#define mmDPRX_DPHY_BS_ERROR_COUNT_B                                                                   0x2b28
#define mmDPRX_DPHY_BS_ERROR_COUNT_B_BASE_IDX                                                          2
#define mmDPRX_DPHY_LANESETUP0                                                                         0x2b2d
#define mmDPRX_DPHY_LANESETUP0_BASE_IDX                                                                2
#define mmDPRX_DPHY_LANESETUP1                                                                         0x2b2e
#define mmDPRX_DPHY_LANESETUP1_BASE_IDX                                                                2
#define mmDPRX_DPHY_LFSRADV                                                                            0x2b31
#define mmDPRX_DPHY_LFSRADV_BASE_IDX                                                                   2
#define mmDPRX_DPHY_SEVENSYMBOLWINDOW_ERROR_DETECT                                                     0x2b32
#define mmDPRX_DPHY_SEVENSYMBOLWINDOW_ERROR_DETECT_BASE_IDX                                            2
#define mmDPRX_DPHY_SET_ENABLE                                                                         0x2b33
#define mmDPRX_DPHY_SET_ENABLE_BASE_IDX                                                                2
#define mmDPRX_DPHY_ECF_LSB                                                                            0x2b34
#define mmDPRX_DPHY_ECF_LSB_BASE_IDX                                                                   2
#define mmDPRX_DPHY_ECF_MSB                                                                            0x2b35
#define mmDPRX_DPHY_ECF_MSB_BASE_IDX                                                                   2
#define mmDPRX_DPHY_ENHANCED_FRAME_EN                                                                  0x2b36
#define mmDPRX_DPHY_ENHANCED_FRAME_EN_BASE_IDX                                                         2
#define mmDPRX_DPHY_MTP_HEADER_COUNT_FORCE                                                             0x2b3c
#define mmDPRX_DPHY_MTP_HEADER_COUNT_FORCE_BASE_IDX                                                    2
#define mmDPRX_DPHY_DYNAMIC_DESKEW_DATA                                                                0x2b3d
#define mmDPRX_DPHY_DYNAMIC_DESKEW_DATA_BASE_IDX                                                       2
#define mmDPRX_DPHY_DYNAMIC_DESKEW_CONTROL                                                             0x2b3e
#define mmDPRX_DPHY_DYNAMIC_DESKEW_CONTROL_BASE_IDX                                                    2
#define mmDPRX_DPHY_BYPASS                                                                             0x2b3f
#define mmDPRX_DPHY_BYPASS_BASE_IDX                                                                    2
#define mmDPRX_DPHY_INT_RESET                                                                          0x2b40
#define mmDPRX_DPHY_INT_RESET_BASE_IDX                                                                 2
#define mmDPRX_DPHY_BS_INTERVAL_ERROR_THRESH_EXCEEDED_STATUS                                           0x2b41
#define mmDPRX_DPHY_BS_INTERVAL_ERROR_THRESH_EXCEEDED_STATUS_BASE_IDX                                  2
#define mmDPRX_DPHY_SYMBOL_ERROR_THRESH_EXCEEDED_STATUS                                                0x2b43
#define mmDPRX_DPHY_SYMBOL_ERROR_THRESH_EXCEEDED_STATUS_BASE_IDX                                       2
#define mmDPRX_DPHY_DISPARITY_ERROR_THRESH_EXCEEDED_STATUS                                             0x2b44
#define mmDPRX_DPHY_DISPARITY_ERROR_THRESH_EXCEEDED_STATUS_BASE_IDX                                    2
#define mmDPRX_DPHY_TEST_PATTERN_ERROR_THRESH_EXCEEDED_STATUS                                          0x2b46
#define mmDPRX_DPHY_TEST_PATTERN_ERROR_THRESH_EXCEEDED_STATUS_BASE_IDX                                 2
#define mmDPRX_DPHY_DETECT_SR_LOCK_STATUS                                                              0x2b48
#define mmDPRX_DPHY_DETECT_SR_LOCK_STATUS_BASE_IDX                                                     2
#define mmDPRX_DPHY_LOSS_OF_ALIGN_STATUS                                                               0x2b49
#define mmDPRX_DPHY_LOSS_OF_ALIGN_STATUS_BASE_IDX                                                      2
#define mmDPRX_DPHY_LOSS_OF_DESKEW_STATUS                                                              0x2b4a
#define mmDPRX_DPHY_LOSS_OF_DESKEW_STATUS_BASE_IDX                                                     2
#define mmDPRX_DPHY_EXCESSIVE_ERROR_STATUS                                                             0x2b4b
#define mmDPRX_DPHY_EXCESSIVE_ERROR_STATUS_BASE_IDX                                                    2
#define mmDPRX_DPHY_DESKEW_FIFO_OVERFLOW_STATUS                                                        0x2b4c
#define mmDPRX_DPHY_DESKEW_FIFO_OVERFLOW_STATUS_BASE_IDX                                               2
#define mmDPRX_DPHY_SPARE                                                                              0x2b4d
#define mmDPRX_DPHY_SPARE_BASE_IDX                                                                     2
#define mmDCRX_GATE_DISABLE_CNTL                                                                       0x2b6e
#define mmDCRX_GATE_DISABLE_CNTL_BASE_IDX                                                              2
#define mmDCRX_SOFT_RESET                                                                              0x2b6f
#define mmDCRX_SOFT_RESET_BASE_IDX                                                                     2
#define mmDCRX_LIGHT_SLEEP_CNTL                                                                        0x2b70
#define mmDCRX_LIGHT_SLEEP_CNTL_BASE_IDX                                                               2
#define mmDCRX_DISPCLK_GATE_CNTL                                                                       0x2b73
#define mmDCRX_DISPCLK_GATE_CNTL_BASE_IDX                                                              2
#define mmDCRX_CLK_CNTL                                                                                0x2b74
#define mmDCRX_CLK_CNTL_BASE_IDX                                                                       2
#define mmDCRX_TEST_CLK_CNTL                                                                           0x2b75
#define mmDCRX_TEST_CLK_CNTL_BASE_IDX                                                                  2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED0                                                                0x2c06
#define mmDCRX_PHY_MACRO_CNTL_RESERVED0_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED1                                                                0x2c07
#define mmDCRX_PHY_MACRO_CNTL_RESERVED1_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED2                                                                0x2c08
#define mmDCRX_PHY_MACRO_CNTL_RESERVED2_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED3                                                                0x2c09
#define mmDCRX_PHY_MACRO_CNTL_RESERVED3_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED4                                                                0x2c0a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED4_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED5                                                                0x2c0b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED5_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED6                                                                0x2c0c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED6_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED7                                                                0x2c0d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED7_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED8                                                                0x2c0e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED8_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED9                                                                0x2c0f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED9_BASE_IDX                                                       2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED10                                                               0x2c10
#define mmDCRX_PHY_MACRO_CNTL_RESERVED10_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED11                                                               0x2c11
#define mmDCRX_PHY_MACRO_CNTL_RESERVED11_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED12                                                               0x2c12
#define mmDCRX_PHY_MACRO_CNTL_RESERVED12_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED13                                                               0x2c13
#define mmDCRX_PHY_MACRO_CNTL_RESERVED13_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED14                                                               0x2c14
#define mmDCRX_PHY_MACRO_CNTL_RESERVED14_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED15                                                               0x2c15
#define mmDCRX_PHY_MACRO_CNTL_RESERVED15_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED16                                                               0x2c16
#define mmDCRX_PHY_MACRO_CNTL_RESERVED16_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED17                                                               0x2c17
#define mmDCRX_PHY_MACRO_CNTL_RESERVED17_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED18                                                               0x2c18
#define mmDCRX_PHY_MACRO_CNTL_RESERVED18_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED19                                                               0x2c19
#define mmDCRX_PHY_MACRO_CNTL_RESERVED19_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED20                                                               0x2c1a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED20_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED21                                                               0x2c1b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED21_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED22                                                               0x2c1c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED22_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED23                                                               0x2c1d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED23_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED24                                                               0x2c1e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED24_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED25                                                               0x2c1f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED25_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED26                                                               0x2c20
#define mmDCRX_PHY_MACRO_CNTL_RESERVED26_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED27                                                               0x2c21
#define mmDCRX_PHY_MACRO_CNTL_RESERVED27_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED28                                                               0x2c22
#define mmDCRX_PHY_MACRO_CNTL_RESERVED28_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED29                                                               0x2c23
#define mmDCRX_PHY_MACRO_CNTL_RESERVED29_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED30                                                               0x2c24
#define mmDCRX_PHY_MACRO_CNTL_RESERVED30_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED31                                                               0x2c25
#define mmDCRX_PHY_MACRO_CNTL_RESERVED31_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED32                                                               0x2c26
#define mmDCRX_PHY_MACRO_CNTL_RESERVED32_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED33                                                               0x2c27
#define mmDCRX_PHY_MACRO_CNTL_RESERVED33_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED34                                                               0x2c28
#define mmDCRX_PHY_MACRO_CNTL_RESERVED34_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED35                                                               0x2c29
#define mmDCRX_PHY_MACRO_CNTL_RESERVED35_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED36                                                               0x2c2a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED36_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED37                                                               0x2c2b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED37_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED38                                                               0x2c2c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED38_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED39                                                               0x2c2d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED39_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED40                                                               0x2c2e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED40_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED41                                                               0x2c2f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED41_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED42                                                               0x2c30
#define mmDCRX_PHY_MACRO_CNTL_RESERVED42_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED43                                                               0x2c31
#define mmDCRX_PHY_MACRO_CNTL_RESERVED43_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED44                                                               0x2c32
#define mmDCRX_PHY_MACRO_CNTL_RESERVED44_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED45                                                               0x2c33
#define mmDCRX_PHY_MACRO_CNTL_RESERVED45_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED46                                                               0x2c34
#define mmDCRX_PHY_MACRO_CNTL_RESERVED46_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED47                                                               0x2c35
#define mmDCRX_PHY_MACRO_CNTL_RESERVED47_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED48                                                               0x2c36
#define mmDCRX_PHY_MACRO_CNTL_RESERVED48_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED49                                                               0x2c37
#define mmDCRX_PHY_MACRO_CNTL_RESERVED49_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED50                                                               0x2c38
#define mmDCRX_PHY_MACRO_CNTL_RESERVED50_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED51                                                               0x2c39
#define mmDCRX_PHY_MACRO_CNTL_RESERVED51_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED52                                                               0x2c3a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED52_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED53                                                               0x2c3b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED53_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED54                                                               0x2c3c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED54_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED55                                                               0x2c3d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED55_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED56                                                               0x2c3e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED56_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED57                                                               0x2c3f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED57_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED58                                                               0x2c40
#define mmDCRX_PHY_MACRO_CNTL_RESERVED58_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED59                                                               0x2c41
#define mmDCRX_PHY_MACRO_CNTL_RESERVED59_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED60                                                               0x2c42
#define mmDCRX_PHY_MACRO_CNTL_RESERVED60_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED61                                                               0x2c43
#define mmDCRX_PHY_MACRO_CNTL_RESERVED61_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED62                                                               0x2c44
#define mmDCRX_PHY_MACRO_CNTL_RESERVED62_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED63                                                               0x2c45
#define mmDCRX_PHY_MACRO_CNTL_RESERVED63_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED64                                                               0x2c46
#define mmDCRX_PHY_MACRO_CNTL_RESERVED64_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED65                                                               0x2c47
#define mmDCRX_PHY_MACRO_CNTL_RESERVED65_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED66                                                               0x2c48
#define mmDCRX_PHY_MACRO_CNTL_RESERVED66_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED67                                                               0x2c49
#define mmDCRX_PHY_MACRO_CNTL_RESERVED67_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED68                                                               0x2c4a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED68_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED69                                                               0x2c4b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED69_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED70                                                               0x2c4c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED70_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED71                                                               0x2c4d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED71_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED72                                                               0x2c4e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED72_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED73                                                               0x2c4f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED73_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED74                                                               0x2c50
#define mmDCRX_PHY_MACRO_CNTL_RESERVED74_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED75                                                               0x2c51
#define mmDCRX_PHY_MACRO_CNTL_RESERVED75_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED76                                                               0x2c52
#define mmDCRX_PHY_MACRO_CNTL_RESERVED76_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED77                                                               0x2c53
#define mmDCRX_PHY_MACRO_CNTL_RESERVED77_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED78                                                               0x2c54
#define mmDCRX_PHY_MACRO_CNTL_RESERVED78_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED79                                                               0x2c55
#define mmDCRX_PHY_MACRO_CNTL_RESERVED79_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED80                                                               0x2c56
#define mmDCRX_PHY_MACRO_CNTL_RESERVED80_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED81                                                               0x2c57
#define mmDCRX_PHY_MACRO_CNTL_RESERVED81_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED82                                                               0x2c58
#define mmDCRX_PHY_MACRO_CNTL_RESERVED82_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED83                                                               0x2c59
#define mmDCRX_PHY_MACRO_CNTL_RESERVED83_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED84                                                               0x2c5a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED84_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED85                                                               0x2c5b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED85_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED86                                                               0x2c5c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED86_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED87                                                               0x2c5d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED87_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED88                                                               0x2c5e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED88_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED89                                                               0x2c5f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED89_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED90                                                               0x2c60
#define mmDCRX_PHY_MACRO_CNTL_RESERVED90_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED91                                                               0x2c61
#define mmDCRX_PHY_MACRO_CNTL_RESERVED91_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED92                                                               0x2c62
#define mmDCRX_PHY_MACRO_CNTL_RESERVED92_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED93                                                               0x2c63
#define mmDCRX_PHY_MACRO_CNTL_RESERVED93_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED94                                                               0x2c64
#define mmDCRX_PHY_MACRO_CNTL_RESERVED94_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED95                                                               0x2c65
#define mmDCRX_PHY_MACRO_CNTL_RESERVED95_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED96                                                               0x2c66
#define mmDCRX_PHY_MACRO_CNTL_RESERVED96_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED97                                                               0x2c67
#define mmDCRX_PHY_MACRO_CNTL_RESERVED97_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED98                                                               0x2c68
#define mmDCRX_PHY_MACRO_CNTL_RESERVED98_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED99                                                               0x2c69
#define mmDCRX_PHY_MACRO_CNTL_RESERVED99_BASE_IDX                                                      2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED100                                                              0x2c6a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED100_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED101                                                              0x2c6b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED101_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED102                                                              0x2c6c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED102_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED103                                                              0x2c6d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED103_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED104                                                              0x2c6e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED104_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED105                                                              0x2c6f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED105_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED106                                                              0x2c70
#define mmDCRX_PHY_MACRO_CNTL_RESERVED106_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED107                                                              0x2c71
#define mmDCRX_PHY_MACRO_CNTL_RESERVED107_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED108                                                              0x2c72
#define mmDCRX_PHY_MACRO_CNTL_RESERVED108_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED109                                                              0x2c73
#define mmDCRX_PHY_MACRO_CNTL_RESERVED109_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED110                                                              0x2c74
#define mmDCRX_PHY_MACRO_CNTL_RESERVED110_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED111                                                              0x2c75
#define mmDCRX_PHY_MACRO_CNTL_RESERVED111_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED112                                                              0x2c76
#define mmDCRX_PHY_MACRO_CNTL_RESERVED112_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED113                                                              0x2c77
#define mmDCRX_PHY_MACRO_CNTL_RESERVED113_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED114                                                              0x2c78
#define mmDCRX_PHY_MACRO_CNTL_RESERVED114_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED115                                                              0x2c79
#define mmDCRX_PHY_MACRO_CNTL_RESERVED115_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED116                                                              0x2c7a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED116_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED117                                                              0x2c7b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED117_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED118                                                              0x2c7c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED118_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED119                                                              0x2c7d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED119_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED120                                                              0x2c7e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED120_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED121                                                              0x2c7f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED121_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED122                                                              0x2c80
#define mmDCRX_PHY_MACRO_CNTL_RESERVED122_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED123                                                              0x2c81
#define mmDCRX_PHY_MACRO_CNTL_RESERVED123_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED124                                                              0x2c82
#define mmDCRX_PHY_MACRO_CNTL_RESERVED124_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED125                                                              0x2c83
#define mmDCRX_PHY_MACRO_CNTL_RESERVED125_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED126                                                              0x2c84
#define mmDCRX_PHY_MACRO_CNTL_RESERVED126_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED127                                                              0x2c85
#define mmDCRX_PHY_MACRO_CNTL_RESERVED127_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED128                                                              0x2c86
#define mmDCRX_PHY_MACRO_CNTL_RESERVED128_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED129                                                              0x2c87
#define mmDCRX_PHY_MACRO_CNTL_RESERVED129_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED130                                                              0x2c88
#define mmDCRX_PHY_MACRO_CNTL_RESERVED130_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED131                                                              0x2c89
#define mmDCRX_PHY_MACRO_CNTL_RESERVED131_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED132                                                              0x2c8a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED132_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED133                                                              0x2c8b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED133_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED134                                                              0x2c8c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED134_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED135                                                              0x2c8d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED135_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED136                                                              0x2c8e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED136_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED137                                                              0x2c8f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED137_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED138                                                              0x2c90
#define mmDCRX_PHY_MACRO_CNTL_RESERVED138_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED139                                                              0x2c91
#define mmDCRX_PHY_MACRO_CNTL_RESERVED139_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED140                                                              0x2c92
#define mmDCRX_PHY_MACRO_CNTL_RESERVED140_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED141                                                              0x2c93
#define mmDCRX_PHY_MACRO_CNTL_RESERVED141_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED142                                                              0x2c94
#define mmDCRX_PHY_MACRO_CNTL_RESERVED142_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED143                                                              0x2c95
#define mmDCRX_PHY_MACRO_CNTL_RESERVED143_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED144                                                              0x2c96
#define mmDCRX_PHY_MACRO_CNTL_RESERVED144_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED145                                                              0x2c97
#define mmDCRX_PHY_MACRO_CNTL_RESERVED145_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED146                                                              0x2c98
#define mmDCRX_PHY_MACRO_CNTL_RESERVED146_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED147                                                              0x2c99
#define mmDCRX_PHY_MACRO_CNTL_RESERVED147_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED148                                                              0x2c9a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED148_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED149                                                              0x2c9b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED149_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED150                                                              0x2c9c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED150_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED151                                                              0x2c9d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED151_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED152                                                              0x2c9e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED152_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED153                                                              0x2c9f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED153_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED154                                                              0x2ca0
#define mmDCRX_PHY_MACRO_CNTL_RESERVED154_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED155                                                              0x2ca1
#define mmDCRX_PHY_MACRO_CNTL_RESERVED155_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED156                                                              0x2ca2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED156_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED157                                                              0x2ca3
#define mmDCRX_PHY_MACRO_CNTL_RESERVED157_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED158                                                              0x2ca4
#define mmDCRX_PHY_MACRO_CNTL_RESERVED158_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED159                                                              0x2ca5
#define mmDCRX_PHY_MACRO_CNTL_RESERVED159_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED160                                                              0x2ca6
#define mmDCRX_PHY_MACRO_CNTL_RESERVED160_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED161                                                              0x2ca7
#define mmDCRX_PHY_MACRO_CNTL_RESERVED161_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED162                                                              0x2ca8
#define mmDCRX_PHY_MACRO_CNTL_RESERVED162_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED163                                                              0x2ca9
#define mmDCRX_PHY_MACRO_CNTL_RESERVED163_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED164                                                              0x2caa
#define mmDCRX_PHY_MACRO_CNTL_RESERVED164_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED165                                                              0x2cab
#define mmDCRX_PHY_MACRO_CNTL_RESERVED165_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED166                                                              0x2cac
#define mmDCRX_PHY_MACRO_CNTL_RESERVED166_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED167                                                              0x2cad
#define mmDCRX_PHY_MACRO_CNTL_RESERVED167_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED168                                                              0x2cae
#define mmDCRX_PHY_MACRO_CNTL_RESERVED168_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED169                                                              0x2caf
#define mmDCRX_PHY_MACRO_CNTL_RESERVED169_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED170                                                              0x2cb0
#define mmDCRX_PHY_MACRO_CNTL_RESERVED170_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED171                                                              0x2cb1
#define mmDCRX_PHY_MACRO_CNTL_RESERVED171_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED172                                                              0x2cb2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED172_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED173                                                              0x2cb3
#define mmDCRX_PHY_MACRO_CNTL_RESERVED173_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED174                                                              0x2cb4
#define mmDCRX_PHY_MACRO_CNTL_RESERVED174_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED175                                                              0x2cb5
#define mmDCRX_PHY_MACRO_CNTL_RESERVED175_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED176                                                              0x2cb6
#define mmDCRX_PHY_MACRO_CNTL_RESERVED176_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED177                                                              0x2cb7
#define mmDCRX_PHY_MACRO_CNTL_RESERVED177_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED178                                                              0x2cb8
#define mmDCRX_PHY_MACRO_CNTL_RESERVED178_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED179                                                              0x2cb9
#define mmDCRX_PHY_MACRO_CNTL_RESERVED179_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED180                                                              0x2cba
#define mmDCRX_PHY_MACRO_CNTL_RESERVED180_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED181                                                              0x2cbb
#define mmDCRX_PHY_MACRO_CNTL_RESERVED181_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED182                                                              0x2cbc
#define mmDCRX_PHY_MACRO_CNTL_RESERVED182_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED183                                                              0x2cbd
#define mmDCRX_PHY_MACRO_CNTL_RESERVED183_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED184                                                              0x2cbe
#define mmDCRX_PHY_MACRO_CNTL_RESERVED184_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED185                                                              0x2cbf
#define mmDCRX_PHY_MACRO_CNTL_RESERVED185_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED186                                                              0x2cc0
#define mmDCRX_PHY_MACRO_CNTL_RESERVED186_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED187                                                              0x2cc1
#define mmDCRX_PHY_MACRO_CNTL_RESERVED187_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED188                                                              0x2cc2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED188_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED189                                                              0x2cc3
#define mmDCRX_PHY_MACRO_CNTL_RESERVED189_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED190                                                              0x2cc4
#define mmDCRX_PHY_MACRO_CNTL_RESERVED190_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED191                                                              0x2cc5
#define mmDCRX_PHY_MACRO_CNTL_RESERVED191_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED192                                                              0x2cc6
#define mmDCRX_PHY_MACRO_CNTL_RESERVED192_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED193                                                              0x2cc7
#define mmDCRX_PHY_MACRO_CNTL_RESERVED193_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED194                                                              0x2cc8
#define mmDCRX_PHY_MACRO_CNTL_RESERVED194_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED195                                                              0x2cc9
#define mmDCRX_PHY_MACRO_CNTL_RESERVED195_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED196                                                              0x2cca
#define mmDCRX_PHY_MACRO_CNTL_RESERVED196_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED197                                                              0x2ccb
#define mmDCRX_PHY_MACRO_CNTL_RESERVED197_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED198                                                              0x2ccc
#define mmDCRX_PHY_MACRO_CNTL_RESERVED198_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED199                                                              0x2ccd
#define mmDCRX_PHY_MACRO_CNTL_RESERVED199_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED200                                                              0x2cce
#define mmDCRX_PHY_MACRO_CNTL_RESERVED200_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED201                                                              0x2ccf
#define mmDCRX_PHY_MACRO_CNTL_RESERVED201_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED202                                                              0x2cd0
#define mmDCRX_PHY_MACRO_CNTL_RESERVED202_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED203                                                              0x2cd1
#define mmDCRX_PHY_MACRO_CNTL_RESERVED203_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED204                                                              0x2cd2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED204_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED205                                                              0x2cd3
#define mmDCRX_PHY_MACRO_CNTL_RESERVED205_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED206                                                              0x2cd4
#define mmDCRX_PHY_MACRO_CNTL_RESERVED206_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED207                                                              0x2cd5
#define mmDCRX_PHY_MACRO_CNTL_RESERVED207_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED208                                                              0x2cd6
#define mmDCRX_PHY_MACRO_CNTL_RESERVED208_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED209                                                              0x2cd7
#define mmDCRX_PHY_MACRO_CNTL_RESERVED209_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED210                                                              0x2cd8
#define mmDCRX_PHY_MACRO_CNTL_RESERVED210_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED211                                                              0x2cd9
#define mmDCRX_PHY_MACRO_CNTL_RESERVED211_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED212                                                              0x2cda
#define mmDCRX_PHY_MACRO_CNTL_RESERVED212_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED213                                                              0x2cdb
#define mmDCRX_PHY_MACRO_CNTL_RESERVED213_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED214                                                              0x2cdc
#define mmDCRX_PHY_MACRO_CNTL_RESERVED214_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED215                                                              0x2cdd
#define mmDCRX_PHY_MACRO_CNTL_RESERVED215_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED216                                                              0x2cde
#define mmDCRX_PHY_MACRO_CNTL_RESERVED216_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED217                                                              0x2cdf
#define mmDCRX_PHY_MACRO_CNTL_RESERVED217_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED218                                                              0x2ce0
#define mmDCRX_PHY_MACRO_CNTL_RESERVED218_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED219                                                              0x2ce1
#define mmDCRX_PHY_MACRO_CNTL_RESERVED219_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED220                                                              0x2ce2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED220_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED221                                                              0x2ce3
#define mmDCRX_PHY_MACRO_CNTL_RESERVED221_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED222                                                              0x2ce4
#define mmDCRX_PHY_MACRO_CNTL_RESERVED222_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED223                                                              0x2ce5
#define mmDCRX_PHY_MACRO_CNTL_RESERVED223_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED224                                                              0x2ce6
#define mmDCRX_PHY_MACRO_CNTL_RESERVED224_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED225                                                              0x2ce7
#define mmDCRX_PHY_MACRO_CNTL_RESERVED225_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED226                                                              0x2ce8
#define mmDCRX_PHY_MACRO_CNTL_RESERVED226_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED227                                                              0x2ce9
#define mmDCRX_PHY_MACRO_CNTL_RESERVED227_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED228                                                              0x2cea
#define mmDCRX_PHY_MACRO_CNTL_RESERVED228_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED229                                                              0x2ceb
#define mmDCRX_PHY_MACRO_CNTL_RESERVED229_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED230                                                              0x2cec
#define mmDCRX_PHY_MACRO_CNTL_RESERVED230_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED231                                                              0x2ced
#define mmDCRX_PHY_MACRO_CNTL_RESERVED231_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED232                                                              0x2cee
#define mmDCRX_PHY_MACRO_CNTL_RESERVED232_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED233                                                              0x2cef
#define mmDCRX_PHY_MACRO_CNTL_RESERVED233_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED234                                                              0x2cf0
#define mmDCRX_PHY_MACRO_CNTL_RESERVED234_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED235                                                              0x2cf1
#define mmDCRX_PHY_MACRO_CNTL_RESERVED235_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED236                                                              0x2cf2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED236_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED237                                                              0x2cf3
#define mmDCRX_PHY_MACRO_CNTL_RESERVED237_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED238                                                              0x2cf4
#define mmDCRX_PHY_MACRO_CNTL_RESERVED238_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED239                                                              0x2cf5
#define mmDCRX_PHY_MACRO_CNTL_RESERVED239_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED240                                                              0x2cf6
#define mmDCRX_PHY_MACRO_CNTL_RESERVED240_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED241                                                              0x2cf7
#define mmDCRX_PHY_MACRO_CNTL_RESERVED241_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED242                                                              0x2cf8
#define mmDCRX_PHY_MACRO_CNTL_RESERVED242_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED243                                                              0x2cf9
#define mmDCRX_PHY_MACRO_CNTL_RESERVED243_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED244                                                              0x2cfa
#define mmDCRX_PHY_MACRO_CNTL_RESERVED244_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED245                                                              0x2cfb
#define mmDCRX_PHY_MACRO_CNTL_RESERVED245_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED246                                                              0x2cfc
#define mmDCRX_PHY_MACRO_CNTL_RESERVED246_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED247                                                              0x2cfd
#define mmDCRX_PHY_MACRO_CNTL_RESERVED247_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED248                                                              0x2cfe
#define mmDCRX_PHY_MACRO_CNTL_RESERVED248_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED249                                                              0x2cff
#define mmDCRX_PHY_MACRO_CNTL_RESERVED249_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED250                                                              0x2d00
#define mmDCRX_PHY_MACRO_CNTL_RESERVED250_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED251                                                              0x2d01
#define mmDCRX_PHY_MACRO_CNTL_RESERVED251_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED252                                                              0x2d02
#define mmDCRX_PHY_MACRO_CNTL_RESERVED252_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED253                                                              0x2d03
#define mmDCRX_PHY_MACRO_CNTL_RESERVED253_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED254                                                              0x2d04
#define mmDCRX_PHY_MACRO_CNTL_RESERVED254_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED255                                                              0x2d05
#define mmDCRX_PHY_MACRO_CNTL_RESERVED255_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED256                                                              0x2d06
#define mmDCRX_PHY_MACRO_CNTL_RESERVED256_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED257                                                              0x2d07
#define mmDCRX_PHY_MACRO_CNTL_RESERVED257_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED258                                                              0x2d08
#define mmDCRX_PHY_MACRO_CNTL_RESERVED258_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED259                                                              0x2d09
#define mmDCRX_PHY_MACRO_CNTL_RESERVED259_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED260                                                              0x2d0a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED260_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED261                                                              0x2d0b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED261_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED262                                                              0x2d0c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED262_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED263                                                              0x2d0d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED263_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED264                                                              0x2d0e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED264_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED265                                                              0x2d0f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED265_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED266                                                              0x2d10
#define mmDCRX_PHY_MACRO_CNTL_RESERVED266_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED267                                                              0x2d11
#define mmDCRX_PHY_MACRO_CNTL_RESERVED267_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED268                                                              0x2d12
#define mmDCRX_PHY_MACRO_CNTL_RESERVED268_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED269                                                              0x2d13
#define mmDCRX_PHY_MACRO_CNTL_RESERVED269_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED270                                                              0x2d14
#define mmDCRX_PHY_MACRO_CNTL_RESERVED270_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED271                                                              0x2d15
#define mmDCRX_PHY_MACRO_CNTL_RESERVED271_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED272                                                              0x2d16
#define mmDCRX_PHY_MACRO_CNTL_RESERVED272_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED273                                                              0x2d17
#define mmDCRX_PHY_MACRO_CNTL_RESERVED273_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED274                                                              0x2d18
#define mmDCRX_PHY_MACRO_CNTL_RESERVED274_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED275                                                              0x2d19
#define mmDCRX_PHY_MACRO_CNTL_RESERVED275_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED276                                                              0x2d1a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED276_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED277                                                              0x2d1b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED277_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED278                                                              0x2d1c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED278_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED279                                                              0x2d1d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED279_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED280                                                              0x2d1e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED280_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED281                                                              0x2d1f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED281_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED282                                                              0x2d20
#define mmDCRX_PHY_MACRO_CNTL_RESERVED282_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED283                                                              0x2d21
#define mmDCRX_PHY_MACRO_CNTL_RESERVED283_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED284                                                              0x2d22
#define mmDCRX_PHY_MACRO_CNTL_RESERVED284_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED285                                                              0x2d23
#define mmDCRX_PHY_MACRO_CNTL_RESERVED285_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED286                                                              0x2d24
#define mmDCRX_PHY_MACRO_CNTL_RESERVED286_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED287                                                              0x2d25
#define mmDCRX_PHY_MACRO_CNTL_RESERVED287_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED288                                                              0x2d26
#define mmDCRX_PHY_MACRO_CNTL_RESERVED288_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED289                                                              0x2d27
#define mmDCRX_PHY_MACRO_CNTL_RESERVED289_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED290                                                              0x2d28
#define mmDCRX_PHY_MACRO_CNTL_RESERVED290_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED291                                                              0x2d29
#define mmDCRX_PHY_MACRO_CNTL_RESERVED291_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED292                                                              0x2d2a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED292_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED293                                                              0x2d2b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED293_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED294                                                              0x2d2c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED294_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED295                                                              0x2d2d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED295_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED296                                                              0x2d2e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED296_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED297                                                              0x2d2f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED297_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED298                                                              0x2d30
#define mmDCRX_PHY_MACRO_CNTL_RESERVED298_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED299                                                              0x2d31
#define mmDCRX_PHY_MACRO_CNTL_RESERVED299_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED300                                                              0x2d32
#define mmDCRX_PHY_MACRO_CNTL_RESERVED300_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED301                                                              0x2d33
#define mmDCRX_PHY_MACRO_CNTL_RESERVED301_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED302                                                              0x2d34
#define mmDCRX_PHY_MACRO_CNTL_RESERVED302_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED303                                                              0x2d35
#define mmDCRX_PHY_MACRO_CNTL_RESERVED303_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED304                                                              0x2d36
#define mmDCRX_PHY_MACRO_CNTL_RESERVED304_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED305                                                              0x2d37
#define mmDCRX_PHY_MACRO_CNTL_RESERVED305_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED306                                                              0x2d38
#define mmDCRX_PHY_MACRO_CNTL_RESERVED306_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED307                                                              0x2d39
#define mmDCRX_PHY_MACRO_CNTL_RESERVED307_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED308                                                              0x2d3a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED308_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED309                                                              0x2d3b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED309_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED310                                                              0x2d3c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED310_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED311                                                              0x2d3d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED311_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED312                                                              0x2d3e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED312_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED313                                                              0x2d3f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED313_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED314                                                              0x2d40
#define mmDCRX_PHY_MACRO_CNTL_RESERVED314_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED315                                                              0x2d41
#define mmDCRX_PHY_MACRO_CNTL_RESERVED315_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED316                                                              0x2d42
#define mmDCRX_PHY_MACRO_CNTL_RESERVED316_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED317                                                              0x2d43
#define mmDCRX_PHY_MACRO_CNTL_RESERVED317_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED318                                                              0x2d44
#define mmDCRX_PHY_MACRO_CNTL_RESERVED318_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED319                                                              0x2d45
#define mmDCRX_PHY_MACRO_CNTL_RESERVED319_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED320                                                              0x2d46
#define mmDCRX_PHY_MACRO_CNTL_RESERVED320_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED321                                                              0x2d47
#define mmDCRX_PHY_MACRO_CNTL_RESERVED321_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED322                                                              0x2d48
#define mmDCRX_PHY_MACRO_CNTL_RESERVED322_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED323                                                              0x2d49
#define mmDCRX_PHY_MACRO_CNTL_RESERVED323_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED324                                                              0x2d4a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED324_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED325                                                              0x2d4b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED325_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED326                                                              0x2d4c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED326_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED327                                                              0x2d4d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED327_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED328                                                              0x2d4e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED328_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED329                                                              0x2d4f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED329_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED330                                                              0x2d50
#define mmDCRX_PHY_MACRO_CNTL_RESERVED330_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED331                                                              0x2d51
#define mmDCRX_PHY_MACRO_CNTL_RESERVED331_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED332                                                              0x2d52
#define mmDCRX_PHY_MACRO_CNTL_RESERVED332_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED333                                                              0x2d53
#define mmDCRX_PHY_MACRO_CNTL_RESERVED333_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED334                                                              0x2d54
#define mmDCRX_PHY_MACRO_CNTL_RESERVED334_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED335                                                              0x2d55
#define mmDCRX_PHY_MACRO_CNTL_RESERVED335_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED336                                                              0x2d56
#define mmDCRX_PHY_MACRO_CNTL_RESERVED336_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED337                                                              0x2d57
#define mmDCRX_PHY_MACRO_CNTL_RESERVED337_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED338                                                              0x2d58
#define mmDCRX_PHY_MACRO_CNTL_RESERVED338_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED339                                                              0x2d59
#define mmDCRX_PHY_MACRO_CNTL_RESERVED339_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED340                                                              0x2d5a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED340_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED341                                                              0x2d5b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED341_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED342                                                              0x2d5c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED342_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED343                                                              0x2d5d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED343_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED344                                                              0x2d5e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED344_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED345                                                              0x2d5f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED345_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED346                                                              0x2d60
#define mmDCRX_PHY_MACRO_CNTL_RESERVED346_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED347                                                              0x2d61
#define mmDCRX_PHY_MACRO_CNTL_RESERVED347_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED348                                                              0x2d62
#define mmDCRX_PHY_MACRO_CNTL_RESERVED348_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED349                                                              0x2d63
#define mmDCRX_PHY_MACRO_CNTL_RESERVED349_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED350                                                              0x2d64
#define mmDCRX_PHY_MACRO_CNTL_RESERVED350_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED351                                                              0x2d65
#define mmDCRX_PHY_MACRO_CNTL_RESERVED351_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED352                                                              0x2d66
#define mmDCRX_PHY_MACRO_CNTL_RESERVED352_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED353                                                              0x2d67
#define mmDCRX_PHY_MACRO_CNTL_RESERVED353_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED354                                                              0x2d68
#define mmDCRX_PHY_MACRO_CNTL_RESERVED354_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED355                                                              0x2d69
#define mmDCRX_PHY_MACRO_CNTL_RESERVED355_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED356                                                              0x2d6a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED356_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED357                                                              0x2d6b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED357_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED358                                                              0x2d6c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED358_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED359                                                              0x2d6d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED359_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED360                                                              0x2d6e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED360_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED361                                                              0x2d6f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED361_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED362                                                              0x2d70
#define mmDCRX_PHY_MACRO_CNTL_RESERVED362_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED363                                                              0x2d71
#define mmDCRX_PHY_MACRO_CNTL_RESERVED363_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED364                                                              0x2d72
#define mmDCRX_PHY_MACRO_CNTL_RESERVED364_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED365                                                              0x2d73
#define mmDCRX_PHY_MACRO_CNTL_RESERVED365_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED366                                                              0x2d74
#define mmDCRX_PHY_MACRO_CNTL_RESERVED366_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED367                                                              0x2d75
#define mmDCRX_PHY_MACRO_CNTL_RESERVED367_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED368                                                              0x2d76
#define mmDCRX_PHY_MACRO_CNTL_RESERVED368_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED369                                                              0x2d77
#define mmDCRX_PHY_MACRO_CNTL_RESERVED369_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED370                                                              0x2d78
#define mmDCRX_PHY_MACRO_CNTL_RESERVED370_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED371                                                              0x2d79
#define mmDCRX_PHY_MACRO_CNTL_RESERVED371_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED372                                                              0x2d7a
#define mmDCRX_PHY_MACRO_CNTL_RESERVED372_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED373                                                              0x2d7b
#define mmDCRX_PHY_MACRO_CNTL_RESERVED373_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED374                                                              0x2d7c
#define mmDCRX_PHY_MACRO_CNTL_RESERVED374_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED375                                                              0x2d7d
#define mmDCRX_PHY_MACRO_CNTL_RESERVED375_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED376                                                              0x2d7e
#define mmDCRX_PHY_MACRO_CNTL_RESERVED376_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED377                                                              0x2d7f
#define mmDCRX_PHY_MACRO_CNTL_RESERVED377_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED378                                                              0x2d80
#define mmDCRX_PHY_MACRO_CNTL_RESERVED378_BASE_IDX                                                     2
#define mmDCRX_PHY_MACRO_CNTL_RESERVED379                                                              0x2d81
#define mmDCRX_PHY_MACRO_CNTL_RESERVED379_BASE_IDX                                                     2
#define mmI2S0_CNTL                                                                                    0x2d82
#define mmI2S0_CNTL_BASE_IDX                                                                           2
#define mmSPDIF0_CNTL                                                                                  0x2d83
#define mmSPDIF0_CNTL_BASE_IDX                                                                         2
#define mmI2S1_CNTL                                                                                    0x2d84
#define mmI2S1_CNTL_BASE_IDX                                                                           2
#define mmSPDIF1_CNTL                                                                                  0x2d85
#define mmSPDIF1_CNTL_BASE_IDX                                                                         2
#define mmI2S0_STATUS                                                                                  0x2d86
#define mmI2S0_STATUS_BASE_IDX                                                                         2
#define mmI2S1_STATUS                                                                                  0x2d87
#define mmI2S1_STATUS_BASE_IDX                                                                         2
#define mmI2S0_CRC_TEST_CNTL                                                                           0x2d8a
#define mmI2S0_CRC_TEST_CNTL_BASE_IDX                                                                  2
#define mmI2S0_CRC_TEST_DATA_01                                                                        0x2d8b
#define mmI2S0_CRC_TEST_DATA_01_BASE_IDX                                                               2
#define mmI2S0_CRC_TEST_DATA_23                                                                        0x2d8c
#define mmI2S0_CRC_TEST_DATA_23_BASE_IDX                                                               2
#define mmI2S1_CRC_TEST_CNTL                                                                           0x2d8d
#define mmI2S1_CRC_TEST_CNTL_BASE_IDX                                                                  2
#define mmI2S1_CRC_TEST_DATA_0                                                                         0x2d8e
#define mmI2S1_CRC_TEST_DATA_0_BASE_IDX                                                                2
#define mmSPDIF0_CRC_TEST_CNTL                                                                         0x2d8f
#define mmSPDIF0_CRC_TEST_CNTL_BASE_IDX                                                                2
#define mmSPDIF0_CRC_TEST_DATA_0                                                                       0x2d90
#define mmSPDIF0_CRC_TEST_DATA_0_BASE_IDX                                                              2
#define mmSPDIF1_CRC_TEST_CNTL                                                                         0x2d91
#define mmSPDIF1_CRC_TEST_CNTL_BASE_IDX                                                                2
#define mmSPDIF1_CRC_TEST_DATA                                                                         0x2d92
#define mmSPDIF1_CRC_TEST_DATA_BASE_IDX                                                                2
#define mmCRC_I2S_CONT_REPEAT_NUM                                                                      0x2d93
#define mmCRC_I2S_CONT_REPEAT_NUM_BASE_IDX                                                             2
#define mmCRC_SPDIF_CONT_REPEAT_NUM                                                                    0x2d94
#define mmCRC_SPDIF_CONT_REPEAT_NUM_BASE_IDX                                                           2
#define mmZCAL_MACRO_CNTL_RESERVED0                                                                    0x2d96
#define mmZCAL_MACRO_CNTL_RESERVED0_BASE_IDX                                                           2
#define mmZCAL_MACRO_CNTL_RESERVED1                                                                    0x2d97
#define mmZCAL_MACRO_CNTL_RESERVED1_BASE_IDX                                                           2
#define mmZCAL_MACRO_CNTL_RESERVED2                                                                    0x2d98
#define mmZCAL_MACRO_CNTL_RESERVED2_BASE_IDX                                                           2
#define mmZCAL_MACRO_CNTL_RESERVED3                                                                    0x2d99
#define mmZCAL_MACRO_CNTL_RESERVED3_BASE_IDX                                                           2
#define mmZCAL_MACRO_CNTL_RESERVED4                                                                    0x2d9a
#define mmZCAL_MACRO_CNTL_RESERVED4_BASE_IDX                                                           2


// addressBlock: dce_dc_azf0stream0_dispdec
// base address: 0x0
#define mmAZF0STREAM0_AZALIA_STREAM_INDEX                                                              0x0458
#define mmAZF0STREAM0_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM0_AZALIA_STREAM_DATA                                                               0x0459
#define mmAZF0STREAM0_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0stream1_dispdec
// base address: 0x8
#define mmAZF0STREAM1_AZALIA_STREAM_INDEX                                                              0x045a
#define mmAZF0STREAM1_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM1_AZALIA_STREAM_DATA                                                               0x045b
#define mmAZF0STREAM1_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0stream2_dispdec
// base address: 0x10
#define mmAZF0STREAM2_AZALIA_STREAM_INDEX                                                              0x045c
#define mmAZF0STREAM2_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM2_AZALIA_STREAM_DATA                                                               0x045d
#define mmAZF0STREAM2_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0stream3_dispdec
// base address: 0x18
#define mmAZF0STREAM3_AZALIA_STREAM_INDEX                                                              0x045e
#define mmAZF0STREAM3_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM3_AZALIA_STREAM_DATA                                                               0x045f
#define mmAZF0STREAM3_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0stream4_dispdec
// base address: 0x20
#define mmAZF0STREAM4_AZALIA_STREAM_INDEX                                                              0x0460
#define mmAZF0STREAM4_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM4_AZALIA_STREAM_DATA                                                               0x0461
#define mmAZF0STREAM4_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0stream5_dispdec
// base address: 0x28
#define mmAZF0STREAM5_AZALIA_STREAM_INDEX                                                              0x0462
#define mmAZF0STREAM5_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM5_AZALIA_STREAM_DATA                                                               0x0463
#define mmAZF0STREAM5_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0stream6_dispdec
// base address: 0x30
#define mmAZF0STREAM6_AZALIA_STREAM_INDEX                                                              0x0464
#define mmAZF0STREAM6_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM6_AZALIA_STREAM_DATA                                                               0x0465
#define mmAZF0STREAM6_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0stream7_dispdec
// base address: 0x38
#define mmAZF0STREAM7_AZALIA_STREAM_INDEX                                                              0x0466
#define mmAZF0STREAM7_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM7_AZALIA_STREAM_DATA                                                               0x0467
#define mmAZF0STREAM7_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0endpoint0_dispdec
// base address: 0x0
#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0480
#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2
#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0481
#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2


// addressBlock: dce_dc_azf0endpoint1_dispdec
// base address: 0x18
#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0486
#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2
#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0487
#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2


// addressBlock: dce_dc_azf0endpoint2_dispdec
// base address: 0x30
#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x048c
#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2
#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x048d
#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2


// addressBlock: dce_dc_azf0endpoint3_dispdec
// base address: 0x48
#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0492
#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2
#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0493
#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2


// addressBlock: dce_dc_azf0endpoint4_dispdec
// base address: 0x60
#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0498
#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2
#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0499
#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2


// addressBlock: dce_dc_azf0endpoint5_dispdec
// base address: 0x78
#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x049e
#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2
#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x049f
#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2


// addressBlock: dce_dc_azf0endpoint6_dispdec
// base address: 0x90
#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x04a4
#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2
#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x04a5
#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2


// addressBlock: dce_dc_azf0endpoint7_dispdec
// base address: 0xa8
#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x04aa
#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2
#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x04ab
#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2


// addressBlock: dce_dc_azf0stream8_dispdec
// base address: 0x320
#define mmAZF0STREAM8_AZALIA_STREAM_INDEX                                                              0x0520
#define mmAZF0STREAM8_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM8_AZALIA_STREAM_DATA                                                               0x0521
#define mmAZF0STREAM8_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0stream9_dispdec
// base address: 0x328
#define mmAZF0STREAM9_AZALIA_STREAM_INDEX                                                              0x0522
#define mmAZF0STREAM9_AZALIA_STREAM_INDEX_BASE_IDX                                                     2
#define mmAZF0STREAM9_AZALIA_STREAM_DATA                                                               0x0523
#define mmAZF0STREAM9_AZALIA_STREAM_DATA_BASE_IDX                                                      2


// addressBlock: dce_dc_azf0stream10_dispdec
// base address: 0x330
#define mmAZF0STREAM10_AZALIA_STREAM_INDEX                                                             0x0524
#define mmAZF0STREAM10_AZALIA_STREAM_INDEX_BASE_IDX                                                    2
#define mmAZF0STREAM10_AZALIA_STREAM_DATA                                                              0x0525
#define mmAZF0STREAM10_AZALIA_STREAM_DATA_BASE_IDX                                                     2


// addressBlock: dce_dc_azf0stream11_dispdec
// base address: 0x338
#define mmAZF0STREAM11_AZALIA_STREAM_INDEX                                                             0x0526
#define mmAZF0STREAM11_AZALIA_STREAM_INDEX_BASE_IDX                                                    2
#define mmAZF0STREAM11_AZALIA_STREAM_DATA                                                              0x0527
#define mmAZF0STREAM11_AZALIA_STREAM_DATA_BASE_IDX                                                     2


// addressBlock: dce_dc_azf0stream12_dispdec
// base address: 0x340
#define mmAZF0STREAM12_AZALIA_STREAM_INDEX                                                             0x0528
#define mmAZF0STREAM12_AZALIA_STREAM_INDEX_BASE_IDX                                                    2
#define mmAZF0STREAM12_AZALIA_STREAM_DATA                                                              0x0529
#define mmAZF0STREAM12_AZALIA_STREAM_DATA_BASE_IDX                                                     2


// addressBlock: dce_dc_azf0stream13_dispdec
// base address: 0x348
#define mmAZF0STREAM13_AZALIA_STREAM_INDEX                                                             0x052a
#define mmAZF0STREAM13_AZALIA_STREAM_INDEX_BASE_IDX                                                    2
#define mmAZF0STREAM13_AZALIA_STREAM_DATA                                                              0x052b
#define mmAZF0STREAM13_AZALIA_STREAM_DATA_BASE_IDX                                                     2


// addressBlock: dce_dc_azf0stream14_dispdec
// base address: 0x350
#define mmAZF0STREAM14_AZALIA_STREAM_INDEX                                                             0x052c
#define mmAZF0STREAM14_AZALIA_STREAM_INDEX_BASE_IDX                                                    2
#define mmAZF0STREAM14_AZALIA_STREAM_DATA                                                              0x052d
#define mmAZF0STREAM14_AZALIA_STREAM_DATA_BASE_IDX                                                     2


// addressBlock: dce_dc_azf0stream15_dispdec
// base address: 0x358
#define mmAZF0STREAM15_AZALIA_STREAM_INDEX                                                             0x052e
#define mmAZF0STREAM15_AZALIA_STREAM_INDEX_BASE_IDX                                                    2
#define mmAZF0STREAM15_AZALIA_STREAM_DATA                                                              0x052f
#define mmAZF0STREAM15_AZALIA_STREAM_DATA_BASE_IDX                                                     2


// addressBlock: dce_dc_azf0inputendpoint0_dispdec
// base address: 0x0
#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0534
#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2
#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0535
#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2


// addressBlock: dce_dc_azf0inputendpoint1_dispdec
// base address: 0x10
#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0538
#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2
#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0539
#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2


// addressBlock: dce_dc_azf0inputendpoint2_dispdec
// base address: 0x20
#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x053c
#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2
#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x053d
#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2


// addressBlock: dce_dc_azf0inputendpoint3_dispdec
// base address: 0x30
#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0540
#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2
#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0541
#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2


// addressBlock: dce_dc_azf0inputendpoint4_dispdec
// base address: 0x40
#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0544
#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2
#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0545
#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2


// addressBlock: dce_dc_azf0inputendpoint5_dispdec
// base address: 0x50
#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0548
#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2
#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0549
#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2


// addressBlock: dce_dc_azf0inputendpoint6_dispdec
// base address: 0x60
#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x054c
#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2
#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x054d
#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2


// addressBlock: dce_dc_azf0inputendpoint7_dispdec
// base address: 0x70
#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0550
#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2
#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0551
#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2


// addressBlock: dce_dc_dcp0_dispdec
// base address: 0x0
#define mmDCP0_GRPH_ENABLE                                                                             0x055a
#define mmDCP0_GRPH_ENABLE_BASE_IDX                                                                    2
#define mmDCP0_GRPH_CONTROL                                                                            0x055b
#define mmDCP0_GRPH_CONTROL_BASE_IDX                                                                   2
#define mmDCP0_GRPH_LUT_10BIT_BYPASS                                                                   0x055c
#define mmDCP0_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2
#define mmDCP0_GRPH_SWAP_CNTL                                                                          0x055d
#define mmDCP0_GRPH_SWAP_CNTL_BASE_IDX                                                                 2
#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x055e
#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2
#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x055f
#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2
#define mmDCP0_GRPH_PITCH                                                                              0x0560
#define mmDCP0_GRPH_PITCH_BASE_IDX                                                                     2
#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0561
#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2
#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0562
#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2
#define mmDCP0_GRPH_SURFACE_OFFSET_X                                                                   0x0563
#define mmDCP0_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2
#define mmDCP0_GRPH_SURFACE_OFFSET_Y                                                                   0x0564
#define mmDCP0_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2
#define mmDCP0_GRPH_X_START                                                                            0x0565
#define mmDCP0_GRPH_X_START_BASE_IDX                                                                   2
#define mmDCP0_GRPH_Y_START                                                                            0x0566
#define mmDCP0_GRPH_Y_START_BASE_IDX                                                                   2
#define mmDCP0_GRPH_X_END                                                                              0x0567
#define mmDCP0_GRPH_X_END_BASE_IDX                                                                     2
#define mmDCP0_GRPH_Y_END                                                                              0x0568
#define mmDCP0_GRPH_Y_END_BASE_IDX                                                                     2
#define mmDCP0_INPUT_GAMMA_CONTROL                                                                     0x0569
#define mmDCP0_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2
#define mmDCP0_GRPH_UPDATE                                                                             0x056a
#define mmDCP0_GRPH_UPDATE_BASE_IDX                                                                    2
#define mmDCP0_GRPH_FLIP_CONTROL                                                                       0x056b
#define mmDCP0_GRPH_FLIP_CONTROL_BASE_IDX                                                              2
#define mmDCP0_GRPH_SURFACE_ADDRESS_INUSE                                                              0x056c
#define mmDCP0_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2
#define mmDCP0_GRPH_DFQ_CONTROL                                                                        0x056d
#define mmDCP0_GRPH_DFQ_CONTROL_BASE_IDX                                                               2
#define mmDCP0_GRPH_DFQ_STATUS                                                                         0x056e
#define mmDCP0_GRPH_DFQ_STATUS_BASE_IDX                                                                2
#define mmDCP0_GRPH_INTERRUPT_STATUS                                                                   0x056f
#define mmDCP0_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDCP0_GRPH_INTERRUPT_CONTROL                                                                  0x0570
#define mmDCP0_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2
#define mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0571
#define mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2
#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0572
#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2
#define mmDCP0_GRPH_COMPRESS_PITCH                                                                     0x0573
#define mmDCP0_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2
#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0574
#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2
#define mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0575
#define mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2
#define mmDCP0_PRESCALE_GRPH_CONTROL                                                                   0x0576
#define mmDCP0_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2
#define mmDCP0_PRESCALE_VALUES_GRPH_R                                                                  0x0577
#define mmDCP0_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2
#define mmDCP0_PRESCALE_VALUES_GRPH_G                                                                  0x0578
#define mmDCP0_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2
#define mmDCP0_PRESCALE_VALUES_GRPH_B                                                                  0x0579
#define mmDCP0_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2
#define mmDCP0_INPUT_CSC_CONTROL                                                                       0x057a
#define mmDCP0_INPUT_CSC_CONTROL_BASE_IDX                                                              2
#define mmDCP0_INPUT_CSC_C11_C12                                                                       0x057b
#define mmDCP0_INPUT_CSC_C11_C12_BASE_IDX                                                              2
#define mmDCP0_INPUT_CSC_C13_C14                                                                       0x057c
#define mmDCP0_INPUT_CSC_C13_C14_BASE_IDX                                                              2
#define mmDCP0_INPUT_CSC_C21_C22                                                                       0x057d
#define mmDCP0_INPUT_CSC_C21_C22_BASE_IDX                                                              2
#define mmDCP0_INPUT_CSC_C23_C24                                                                       0x057e
#define mmDCP0_INPUT_CSC_C23_C24_BASE_IDX                                                              2
#define mmDCP0_INPUT_CSC_C31_C32                                                                       0x057f
#define mmDCP0_INPUT_CSC_C31_C32_BASE_IDX                                                              2
#define mmDCP0_INPUT_CSC_C33_C34                                                                       0x0580
#define mmDCP0_INPUT_CSC_C33_C34_BASE_IDX                                                              2
#define mmDCP0_OUTPUT_CSC_CONTROL                                                                      0x0581
#define mmDCP0_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2
#define mmDCP0_OUTPUT_CSC_C11_C12                                                                      0x0582
#define mmDCP0_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2
#define mmDCP0_OUTPUT_CSC_C13_C14                                                                      0x0583
#define mmDCP0_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2
#define mmDCP0_OUTPUT_CSC_C21_C22                                                                      0x0584
#define mmDCP0_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2
#define mmDCP0_OUTPUT_CSC_C23_C24                                                                      0x0585
#define mmDCP0_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2
#define mmDCP0_OUTPUT_CSC_C31_C32                                                                      0x0586
#define mmDCP0_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2
#define mmDCP0_OUTPUT_CSC_C33_C34                                                                      0x0587
#define mmDCP0_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2
#define mmDCP0_COMM_MATRIXA_TRANS_C11_C12                                                              0x0588
#define mmDCP0_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXA_TRANS_C13_C14                                                              0x0589
#define mmDCP0_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXA_TRANS_C21_C22                                                              0x058a
#define mmDCP0_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXA_TRANS_C23_C24                                                              0x058b
#define mmDCP0_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXA_TRANS_C31_C32                                                              0x058c
#define mmDCP0_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXA_TRANS_C33_C34                                                              0x058d
#define mmDCP0_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXB_TRANS_C11_C12                                                              0x058e
#define mmDCP0_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXB_TRANS_C13_C14                                                              0x058f
#define mmDCP0_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXB_TRANS_C21_C22                                                              0x0590
#define mmDCP0_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXB_TRANS_C23_C24                                                              0x0591
#define mmDCP0_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXB_TRANS_C31_C32                                                              0x0592
#define mmDCP0_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP0_COMM_MATRIXB_TRANS_C33_C34                                                              0x0593
#define mmDCP0_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP0_DENORM_CONTROL                                                                          0x0594
#define mmDCP0_DENORM_CONTROL_BASE_IDX                                                                 2
#define mmDCP0_OUT_ROUND_CONTROL                                                                       0x0595
#define mmDCP0_OUT_ROUND_CONTROL_BASE_IDX                                                              2
#define mmDCP0_OUT_CLAMP_CONTROL_R_CR                                                                  0x0596
#define mmDCP0_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2
#define mmDCP0_OUT_CLAMP_CONTROL_G_Y                                                                   0x0597
#define mmDCP0_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2
#define mmDCP0_OUT_CLAMP_CONTROL_B_CB                                                                  0x0598
#define mmDCP0_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2
#define mmDCP0_KEY_CONTROL                                                                             0x0599
#define mmDCP0_KEY_CONTROL_BASE_IDX                                                                    2
#define mmDCP0_KEY_RANGE_ALPHA                                                                         0x059a
#define mmDCP0_KEY_RANGE_ALPHA_BASE_IDX                                                                2
#define mmDCP0_KEY_RANGE_RED                                                                           0x059b
#define mmDCP0_KEY_RANGE_RED_BASE_IDX                                                                  2
#define mmDCP0_KEY_RANGE_GREEN                                                                         0x059c
#define mmDCP0_KEY_RANGE_GREEN_BASE_IDX                                                                2
#define mmDCP0_KEY_RANGE_BLUE                                                                          0x059d
#define mmDCP0_KEY_RANGE_BLUE_BASE_IDX                                                                 2
#define mmDCP0_DEGAMMA_CONTROL                                                                         0x059e
#define mmDCP0_DEGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP0_GAMUT_REMAP_CONTROL                                                                     0x059f
#define mmDCP0_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2
#define mmDCP0_GAMUT_REMAP_C11_C12                                                                     0x05a0
#define mmDCP0_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2
#define mmDCP0_GAMUT_REMAP_C13_C14                                                                     0x05a1
#define mmDCP0_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2
#define mmDCP0_GAMUT_REMAP_C21_C22                                                                     0x05a2
#define mmDCP0_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2
#define mmDCP0_GAMUT_REMAP_C23_C24                                                                     0x05a3
#define mmDCP0_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2
#define mmDCP0_GAMUT_REMAP_C31_C32                                                                     0x05a4
#define mmDCP0_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2
#define mmDCP0_GAMUT_REMAP_C33_C34                                                                     0x05a5
#define mmDCP0_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2
#define mmDCP0_DCP_SPATIAL_DITHER_CNTL                                                                 0x05a6
#define mmDCP0_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2
#define mmDCP0_DCP_RANDOM_SEEDS                                                                        0x05a7
#define mmDCP0_DCP_RANDOM_SEEDS_BASE_IDX                                                               2
#define mmDCP0_DCP_FP_CONVERTED_FIELD                                                                  0x05a8
#define mmDCP0_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2
#define mmDCP0_CUR_CONTROL                                                                             0x05a9
#define mmDCP0_CUR_CONTROL_BASE_IDX                                                                    2
#define mmDCP0_CUR_SURFACE_ADDRESS                                                                     0x05aa
#define mmDCP0_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2
#define mmDCP0_CUR_SIZE                                                                                0x05ab
#define mmDCP0_CUR_SIZE_BASE_IDX                                                                       2
#define mmDCP0_CUR_SURFACE_ADDRESS_HIGH                                                                0x05ac
#define mmDCP0_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2
#define mmDCP0_CUR_POSITION                                                                            0x05ad
#define mmDCP0_CUR_POSITION_BASE_IDX                                                                   2
#define mmDCP0_CUR_HOT_SPOT                                                                            0x05ae
#define mmDCP0_CUR_HOT_SPOT_BASE_IDX                                                                   2
#define mmDCP0_CUR_COLOR1                                                                              0x05af
#define mmDCP0_CUR_COLOR1_BASE_IDX                                                                     2
#define mmDCP0_CUR_COLOR2                                                                              0x05b0
#define mmDCP0_CUR_COLOR2_BASE_IDX                                                                     2
#define mmDCP0_CUR_UPDATE                                                                              0x05b1
#define mmDCP0_CUR_UPDATE_BASE_IDX                                                                     2
#define mmDCP0_CUR_REQUEST_FILTER_CNTL                                                                 0x05bb
#define mmDCP0_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2
#define mmDCP0_CUR_STEREO_CONTROL                                                                      0x05bc
#define mmDCP0_CUR_STEREO_CONTROL_BASE_IDX                                                             2
#define mmDCP0_DC_LUT_RW_MODE                                                                          0x05be
#define mmDCP0_DC_LUT_RW_MODE_BASE_IDX                                                                 2
#define mmDCP0_DC_LUT_RW_INDEX                                                                         0x05bf
#define mmDCP0_DC_LUT_RW_INDEX_BASE_IDX                                                                2
#define mmDCP0_DC_LUT_SEQ_COLOR                                                                        0x05c0
#define mmDCP0_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2
#define mmDCP0_DC_LUT_PWL_DATA                                                                         0x05c1
#define mmDCP0_DC_LUT_PWL_DATA_BASE_IDX                                                                2
#define mmDCP0_DC_LUT_30_COLOR                                                                         0x05c2
#define mmDCP0_DC_LUT_30_COLOR_BASE_IDX                                                                2
#define mmDCP0_DC_LUT_VGA_ACCESS_ENABLE                                                                0x05c3
#define mmDCP0_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2
#define mmDCP0_DC_LUT_WRITE_EN_MASK                                                                    0x05c4
#define mmDCP0_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2
#define mmDCP0_DC_LUT_AUTOFILL                                                                         0x05c5
#define mmDCP0_DC_LUT_AUTOFILL_BASE_IDX                                                                2
#define mmDCP0_DC_LUT_CONTROL                                                                          0x05c6
#define mmDCP0_DC_LUT_CONTROL_BASE_IDX                                                                 2
#define mmDCP0_DC_LUT_BLACK_OFFSET_BLUE                                                                0x05c7
#define mmDCP0_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP0_DC_LUT_BLACK_OFFSET_GREEN                                                               0x05c8
#define mmDCP0_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP0_DC_LUT_BLACK_OFFSET_RED                                                                 0x05c9
#define mmDCP0_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP0_DC_LUT_WHITE_OFFSET_BLUE                                                                0x05ca
#define mmDCP0_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP0_DC_LUT_WHITE_OFFSET_GREEN                                                               0x05cb
#define mmDCP0_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP0_DC_LUT_WHITE_OFFSET_RED                                                                 0x05cc
#define mmDCP0_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP0_DCP_CRC_CONTROL                                                                         0x05cd
#define mmDCP0_DCP_CRC_CONTROL_BASE_IDX                                                                2
#define mmDCP0_DCP_CRC_MASK                                                                            0x05ce
#define mmDCP0_DCP_CRC_MASK_BASE_IDX                                                                   2
#define mmDCP0_DCP_CRC_CURRENT                                                                         0x05cf
#define mmDCP0_DCP_CRC_CURRENT_BASE_IDX                                                                2
#define mmDCP0_DVMM_PTE_CONTROL                                                                        0x05d0
#define mmDCP0_DVMM_PTE_CONTROL_BASE_IDX                                                               2
#define mmDCP0_DCP_CRC_LAST                                                                            0x05d1
#define mmDCP0_DCP_CRC_LAST_BASE_IDX                                                                   2
#define mmDCP0_DVMM_PTE_ARB_CONTROL                                                                    0x05d2
#define mmDCP0_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2
#define mmDCP0_GRPH_FLIP_RATE_CNTL                                                                     0x05d4
#define mmDCP0_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2
#define mmDCP0_DCP_GSL_CONTROL                                                                         0x05d5
#define mmDCP0_DCP_GSL_CONTROL_BASE_IDX                                                                2
#define mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x05d6
#define mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2
#define mmDCP0_GRPH_STEREOSYNC_FLIP                                                                    0x05dc
#define mmDCP0_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2
#define mmDCP0_HW_ROTATION                                                                             0x05de
#define mmDCP0_HW_ROTATION_BASE_IDX                                                                    2
#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x05df
#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2
#define mmDCP0_REGAMMA_CONTROL                                                                         0x05e0
#define mmDCP0_REGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP0_REGAMMA_LUT_INDEX                                                                       0x05e1
#define mmDCP0_REGAMMA_LUT_INDEX_BASE_IDX                                                              2
#define mmDCP0_REGAMMA_LUT_DATA                                                                        0x05e2
#define mmDCP0_REGAMMA_LUT_DATA_BASE_IDX                                                               2
#define mmDCP0_REGAMMA_LUT_WRITE_EN_MASK                                                               0x05e3
#define mmDCP0_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2
#define mmDCP0_REGAMMA_CNTLA_START_CNTL                                                                0x05e4
#define mmDCP0_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x05e5
#define mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLA_END_CNTL1                                                                 0x05e6
#define mmDCP0_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2
#define mmDCP0_REGAMMA_CNTLA_END_CNTL2                                                                 0x05e7
#define mmDCP0_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2
#define mmDCP0_REGAMMA_CNTLA_REGION_0_1                                                                0x05e8
#define mmDCP0_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLA_REGION_2_3                                                                0x05e9
#define mmDCP0_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLA_REGION_4_5                                                                0x05ea
#define mmDCP0_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLA_REGION_6_7                                                                0x05eb
#define mmDCP0_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLA_REGION_8_9                                                                0x05ec
#define mmDCP0_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLA_REGION_10_11                                                              0x05ed
#define mmDCP0_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2
#define mmDCP0_REGAMMA_CNTLA_REGION_12_13                                                              0x05ee
#define mmDCP0_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2
#define mmDCP0_REGAMMA_CNTLA_REGION_14_15                                                              0x05ef
#define mmDCP0_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2
#define mmDCP0_REGAMMA_CNTLB_START_CNTL                                                                0x05f0
#define mmDCP0_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x05f1
#define mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLB_END_CNTL1                                                                 0x05f2
#define mmDCP0_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2
#define mmDCP0_REGAMMA_CNTLB_END_CNTL2                                                                 0x05f3
#define mmDCP0_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2
#define mmDCP0_REGAMMA_CNTLB_REGION_0_1                                                                0x05f4
#define mmDCP0_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLB_REGION_2_3                                                                0x05f5
#define mmDCP0_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLB_REGION_4_5                                                                0x05f6
#define mmDCP0_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLB_REGION_6_7                                                                0x05f7
#define mmDCP0_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLB_REGION_8_9                                                                0x05f8
#define mmDCP0_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2
#define mmDCP0_REGAMMA_CNTLB_REGION_10_11                                                              0x05f9
#define mmDCP0_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2
#define mmDCP0_REGAMMA_CNTLB_REGION_12_13                                                              0x05fa
#define mmDCP0_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2
#define mmDCP0_REGAMMA_CNTLB_REGION_14_15                                                              0x05fb
#define mmDCP0_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2
#define mmDCP0_ALPHA_CONTROL                                                                           0x05fc
#define mmDCP0_ALPHA_CONTROL_BASE_IDX                                                                  2
#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x05fd
#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2
#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x05fe
#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2
#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x05ff
#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2
#define mmDCP0_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0600
#define mmDCP0_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2
#define mmDCP0_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0601
#define mmDCP0_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2
#define mmDCP0_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0602
#define mmDCP0_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2
#define mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0603
#define mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2


// addressBlock: dce_dc_lb0_dispdec
// base address: 0x0
#define mmLB0_LB_DATA_FORMAT                                                                           0x061a
#define mmLB0_LB_DATA_FORMAT_BASE_IDX                                                                  2
#define mmLB0_LB_MEMORY_CTRL                                                                           0x061b
#define mmLB0_LB_MEMORY_CTRL_BASE_IDX                                                                  2
#define mmLB0_LB_MEMORY_SIZE_STATUS                                                                    0x061c
#define mmLB0_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2
#define mmLB0_LB_DESKTOP_HEIGHT                                                                        0x061d
#define mmLB0_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2
#define mmLB0_LB_VLINE_START_END                                                                       0x061e
#define mmLB0_LB_VLINE_START_END_BASE_IDX                                                              2
#define mmLB0_LB_VLINE2_START_END                                                                      0x061f
#define mmLB0_LB_VLINE2_START_END_BASE_IDX                                                             2
#define mmLB0_LB_V_COUNTER                                                                             0x0620
#define mmLB0_LB_V_COUNTER_BASE_IDX                                                                    2
#define mmLB0_LB_SNAPSHOT_V_COUNTER                                                                    0x0621
#define mmLB0_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2
#define mmLB0_LB_INTERRUPT_MASK                                                                        0x0622
#define mmLB0_LB_INTERRUPT_MASK_BASE_IDX                                                               2
#define mmLB0_LB_VLINE_STATUS                                                                          0x0623
#define mmLB0_LB_VLINE_STATUS_BASE_IDX                                                                 2
#define mmLB0_LB_VLINE2_STATUS                                                                         0x0624
#define mmLB0_LB_VLINE2_STATUS_BASE_IDX                                                                2
#define mmLB0_LB_VBLANK_STATUS                                                                         0x0625
#define mmLB0_LB_VBLANK_STATUS_BASE_IDX                                                                2
#define mmLB0_LB_SYNC_RESET_SEL                                                                        0x0626
#define mmLB0_LB_SYNC_RESET_SEL_BASE_IDX                                                               2
#define mmLB0_LB_BLACK_KEYER_R_CR                                                                      0x0627
#define mmLB0_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2
#define mmLB0_LB_BLACK_KEYER_G_Y                                                                       0x0628
#define mmLB0_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2
#define mmLB0_LB_BLACK_KEYER_B_CB                                                                      0x0629
#define mmLB0_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2
#define mmLB0_LB_KEYER_COLOR_CTRL                                                                      0x062a
#define mmLB0_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2
#define mmLB0_LB_KEYER_COLOR_R_CR                                                                      0x062b
#define mmLB0_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2
#define mmLB0_LB_KEYER_COLOR_G_Y                                                                       0x062c
#define mmLB0_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2
#define mmLB0_LB_KEYER_COLOR_B_CB                                                                      0x062d
#define mmLB0_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2
#define mmLB0_LB_KEYER_COLOR_REP_R_CR                                                                  0x062e
#define mmLB0_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2
#define mmLB0_LB_KEYER_COLOR_REP_G_Y                                                                   0x062f
#define mmLB0_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2
#define mmLB0_LB_KEYER_COLOR_REP_B_CB                                                                  0x0630
#define mmLB0_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2
#define mmLB0_LB_BUFFER_LEVEL_STATUS                                                                   0x0631
#define mmLB0_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2
#define mmLB0_LB_BUFFER_URGENCY_CTRL                                                                   0x0632
#define mmLB0_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2
#define mmLB0_LB_BUFFER_URGENCY_STATUS                                                                 0x0633
#define mmLB0_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2
#define mmLB0_LB_BUFFER_STATUS                                                                         0x0634
#define mmLB0_LB_BUFFER_STATUS_BASE_IDX                                                                2
#define mmLB0_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0635
#define mmLB0_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2
#define mmLB0_MVP_AFR_FLIP_MODE                                                                        0x0636
#define mmLB0_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2
#define mmLB0_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0637
#define mmLB0_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2
#define mmLB0_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0638
#define mmLB0_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2
#define mmLB0_DC_MVP_LB_CONTROL                                                                        0x0639
#define mmLB0_DC_MVP_LB_CONTROL_BASE_IDX                                                               2


// addressBlock: dce_dc_dcfe0_dispdec
// base address: 0x0
#define mmDCFE0_DCFE_CLOCK_CONTROL                                                                     0x065a
#define mmDCFE0_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2
#define mmDCFE0_DCFE_SOFT_RESET                                                                        0x065b
#define mmDCFE0_DCFE_SOFT_RESET_BASE_IDX                                                               2
#define mmDCFE0_DCFE_MEM_PWR_CTRL                                                                      0x065d
#define mmDCFE0_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2
#define mmDCFE0_DCFE_MEM_PWR_CTRL2                                                                     0x065e
#define mmDCFE0_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2
#define mmDCFE0_DCFE_MEM_PWR_STATUS                                                                    0x065f
#define mmDCFE0_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2
#define mmDCFE0_DCFE_MISC                                                                              0x0660
#define mmDCFE0_DCFE_MISC_BASE_IDX                                                                     2
#define mmDCFE0_DCFE_FLUSH                                                                             0x0661
#define mmDCFE0_DCFE_FLUSH_BASE_IDX                                                                    2


// addressBlock: dce_dc_dc_perfmon3_dispdec
// base address: 0x1938
#define mmDC_PERFMON3_PERFCOUNTER_CNTL                                                                 0x066e
#define mmDC_PERFMON3_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON3_PERFCOUNTER_CNTL2                                                                0x066f
#define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON3_PERFCOUNTER_STATE                                                                0x0670
#define mmDC_PERFMON3_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON3_PERFMON_CNTL                                                                     0x0671
#define mmDC_PERFMON3_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON3_PERFMON_CNTL2                                                                    0x0672
#define mmDC_PERFMON3_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC                                                          0x0673
#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON3_PERFMON_CVALUE_LOW                                                               0x0674
#define mmDC_PERFMON3_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON3_PERFMON_HI                                                                       0x0675
#define mmDC_PERFMON3_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON3_PERFMON_LOW                                                                      0x0676
#define mmDC_PERFMON3_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_dmif_pg0_dispdec
// base address: 0x0
#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x067a
#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2
#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x067b
#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2
#define mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL                                                          0x067c
#define mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL                                                            0x067d
#define mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG0_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x067e
#define mmDMIF_PG0_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2
#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL                                                            0x067f
#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL2                                                           0x0680
#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2
#define mmDMIF_PG0_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0681
#define mmDMIF_PG0_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG0_DPG_REPEATER_PROGRAM                                                                0x0682
#define mmDMIF_PG0_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2
#define mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL                                                               0x0686
#define mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2
#define mmDMIF_PG0_DPG_DVMM_STATUS                                                                     0x0687
#define mmDMIF_PG0_DPG_DVMM_STATUS_BASE_IDX                                                            2


// addressBlock: dce_dc_scl0_dispdec
// base address: 0x0
#define mmSCL0_SCL_COEF_RAM_SELECT                                                                     0x069a
#define mmSCL0_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2
#define mmSCL0_SCL_COEF_RAM_TAP_DATA                                                                   0x069b
#define mmSCL0_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2
#define mmSCL0_SCL_MODE                                                                                0x069c
#define mmSCL0_SCL_MODE_BASE_IDX                                                                       2
#define mmSCL0_SCL_TAP_CONTROL                                                                         0x069d
#define mmSCL0_SCL_TAP_CONTROL_BASE_IDX                                                                2
#define mmSCL0_SCL_CONTROL                                                                             0x069e
#define mmSCL0_SCL_CONTROL_BASE_IDX                                                                    2
#define mmSCL0_SCL_BYPASS_CONTROL                                                                      0x069f
#define mmSCL0_SCL_BYPASS_CONTROL_BASE_IDX                                                             2
#define mmSCL0_SCL_MANUAL_REPLICATE_CONTROL                                                            0x06a0
#define mmSCL0_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2
#define mmSCL0_SCL_AUTOMATIC_MODE_CONTROL                                                              0x06a1
#define mmSCL0_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2
#define mmSCL0_SCL_HORZ_FILTER_CONTROL                                                                 0x06a2
#define mmSCL0_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x06a3
#define mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL0_SCL_HORZ_FILTER_INIT                                                                    0x06a4
#define mmSCL0_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL0_SCL_VERT_FILTER_CONTROL                                                                 0x06a5
#define mmSCL0_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL0_SCL_VERT_FILTER_SCALE_RATIO                                                             0x06a6
#define mmSCL0_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL0_SCL_VERT_FILTER_INIT                                                                    0x06a7
#define mmSCL0_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL0_SCL_VERT_FILTER_INIT_BOT                                                                0x06a8
#define mmSCL0_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2
#define mmSCL0_SCL_ROUND_OFFSET                                                                        0x06a9
#define mmSCL0_SCL_ROUND_OFFSET_BASE_IDX                                                               2
#define mmSCL0_SCL_UPDATE                                                                              0x06aa
#define mmSCL0_SCL_UPDATE_BASE_IDX                                                                     2
#define mmSCL0_SCL_F_SHARP_CONTROL                                                                     0x06ab
#define mmSCL0_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2
#define mmSCL0_SCL_ALU_CONTROL                                                                         0x06ac
#define mmSCL0_SCL_ALU_CONTROL_BASE_IDX                                                                2
#define mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x06ad
#define mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2
#define mmSCL0_VIEWPORT_START_SECONDARY                                                                0x06ae
#define mmSCL0_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2
#define mmSCL0_VIEWPORT_START                                                                          0x06af
#define mmSCL0_VIEWPORT_START_BASE_IDX                                                                 2
#define mmSCL0_VIEWPORT_SIZE                                                                           0x06b0
#define mmSCL0_VIEWPORT_SIZE_BASE_IDX                                                                  2
#define mmSCL0_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x06b1
#define mmSCL0_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2
#define mmSCL0_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x06b2
#define mmSCL0_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2
#define mmSCL0_SCL_MODE_CHANGE_DET1                                                                    0x06b3
#define mmSCL0_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2
#define mmSCL0_SCL_MODE_CHANGE_DET2                                                                    0x06b4
#define mmSCL0_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2
#define mmSCL0_SCL_MODE_CHANGE_DET3                                                                    0x06b5
#define mmSCL0_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2
#define mmSCL0_SCL_MODE_CHANGE_MASK                                                                    0x06b6
#define mmSCL0_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2


// addressBlock: dce_dc_blnd0_dispdec
// base address: 0x0
#define mmBLND0_BLND_CONTROL                                                                           0x06c7
#define mmBLND0_BLND_CONTROL_BASE_IDX                                                                  2
#define mmBLND0_BLND_SM_CONTROL2                                                                       0x06c8
#define mmBLND0_BLND_SM_CONTROL2_BASE_IDX                                                              2
#define mmBLND0_BLND_CONTROL2                                                                          0x06c9
#define mmBLND0_BLND_CONTROL2_BASE_IDX                                                                 2
#define mmBLND0_BLND_UPDATE                                                                            0x06ca
#define mmBLND0_BLND_UPDATE_BASE_IDX                                                                   2
#define mmBLND0_BLND_UNDERFLOW_INTERRUPT                                                               0x06cb
#define mmBLND0_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2
#define mmBLND0_BLND_V_UPDATE_LOCK                                                                     0x06cc
#define mmBLND0_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2
#define mmBLND0_BLND_REG_UPDATE_STATUS                                                                 0x06cd
#define mmBLND0_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2


// addressBlock: dce_dc_crtc0_dispdec
// base address: 0x0
#define mmCRTC0_CRTC_H_BLANK_EARLY_NUM                                                                 0x06d2
#define mmCRTC0_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2
#define mmCRTC0_CRTC_H_TOTAL                                                                           0x06d3
#define mmCRTC0_CRTC_H_TOTAL_BASE_IDX                                                                  2
#define mmCRTC0_CRTC_H_BLANK_START_END                                                                 0x06d4
#define mmCRTC0_CRTC_H_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC0_CRTC_H_SYNC_A                                                                          0x06d5
#define mmCRTC0_CRTC_H_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC0_CRTC_H_SYNC_A_CNTL                                                                     0x06d6
#define mmCRTC0_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC0_CRTC_H_SYNC_B                                                                          0x06d7
#define mmCRTC0_CRTC_H_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC0_CRTC_H_SYNC_B_CNTL                                                                     0x06d8
#define mmCRTC0_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC0_CRTC_VBI_END                                                                           0x06d9
#define mmCRTC0_CRTC_VBI_END_BASE_IDX                                                                  2
#define mmCRTC0_CRTC_V_TOTAL                                                                           0x06da
#define mmCRTC0_CRTC_V_TOTAL_BASE_IDX                                                                  2
#define mmCRTC0_CRTC_V_TOTAL_MIN                                                                       0x06db
#define mmCRTC0_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2
#define mmCRTC0_CRTC_V_TOTAL_MAX                                                                       0x06dc
#define mmCRTC0_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2
#define mmCRTC0_CRTC_V_TOTAL_CONTROL                                                                   0x06dd
#define mmCRTC0_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2
#define mmCRTC0_CRTC_V_TOTAL_INT_STATUS                                                                0x06de
#define mmCRTC0_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2
#define mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS                                                              0x06df
#define mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2
#define mmCRTC0_CRTC_V_BLANK_START_END                                                                 0x06e0
#define mmCRTC0_CRTC_V_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC0_CRTC_V_SYNC_A                                                                          0x06e1
#define mmCRTC0_CRTC_V_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC0_CRTC_V_SYNC_A_CNTL                                                                     0x06e2
#define mmCRTC0_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC0_CRTC_V_SYNC_B                                                                          0x06e3
#define mmCRTC0_CRTC_V_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC0_CRTC_V_SYNC_B_CNTL                                                                     0x06e4
#define mmCRTC0_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC0_CRTC_DTMTEST_CNTL                                                                      0x06e5
#define mmCRTC0_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2
#define mmCRTC0_CRTC_DTMTEST_STATUS_POSITION                                                           0x06e6
#define mmCRTC0_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2
#define mmCRTC0_CRTC_TRIGA_CNTL                                                                        0x06e7
#define mmCRTC0_CRTC_TRIGA_CNTL_BASE_IDX                                                               2
#define mmCRTC0_CRTC_TRIGA_MANUAL_TRIG                                                                 0x06e8
#define mmCRTC0_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC0_CRTC_TRIGB_CNTL                                                                        0x06e9
#define mmCRTC0_CRTC_TRIGB_CNTL_BASE_IDX                                                               2
#define mmCRTC0_CRTC_TRIGB_MANUAL_TRIG                                                                 0x06ea
#define mmCRTC0_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x06eb
#define mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2
#define mmCRTC0_CRTC_FLOW_CONTROL                                                                      0x06ec
#define mmCRTC0_CRTC_FLOW_CONTROL_BASE_IDX                                                             2
#define mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x06ed
#define mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2
#define mmCRTC0_CRTC_AVSYNC_COUNTER                                                                    0x06ee
#define mmCRTC0_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2
#define mmCRTC0_CRTC_CONTROL                                                                           0x06ef
#define mmCRTC0_CRTC_CONTROL_BASE_IDX                                                                  2
#define mmCRTC0_CRTC_BLANK_CONTROL                                                                     0x06f0
#define mmCRTC0_CRTC_BLANK_CONTROL_BASE_IDX                                                            2
#define mmCRTC0_CRTC_INTERLACE_CONTROL                                                                 0x06f1
#define mmCRTC0_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2
#define mmCRTC0_CRTC_INTERLACE_STATUS                                                                  0x06f2
#define mmCRTC0_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2
#define mmCRTC0_CRTC_FIELD_INDICATION_CONTROL                                                          0x06f3
#define mmCRTC0_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2
#define mmCRTC0_CRTC_PIXEL_DATA_READBACK0                                                              0x06f4
#define mmCRTC0_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2
#define mmCRTC0_CRTC_PIXEL_DATA_READBACK1                                                              0x06f5
#define mmCRTC0_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2
#define mmCRTC0_CRTC_STATUS                                                                            0x06f6
#define mmCRTC0_CRTC_STATUS_BASE_IDX                                                                   2
#define mmCRTC0_CRTC_STATUS_POSITION                                                                   0x06f7
#define mmCRTC0_CRTC_STATUS_POSITION_BASE_IDX                                                          2
#define mmCRTC0_CRTC_NOM_VERT_POSITION                                                                 0x06f8
#define mmCRTC0_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2
#define mmCRTC0_CRTC_STATUS_FRAME_COUNT                                                                0x06f9
#define mmCRTC0_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2
#define mmCRTC0_CRTC_STATUS_VF_COUNT                                                                   0x06fa
#define mmCRTC0_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2
#define mmCRTC0_CRTC_STATUS_HV_COUNT                                                                   0x06fb
#define mmCRTC0_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2
#define mmCRTC0_CRTC_COUNT_CONTROL                                                                     0x06fc
#define mmCRTC0_CRTC_COUNT_CONTROL_BASE_IDX                                                            2
#define mmCRTC0_CRTC_COUNT_RESET                                                                       0x06fd
#define mmCRTC0_CRTC_COUNT_RESET_BASE_IDX                                                              2
#define mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x06fe
#define mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2
#define mmCRTC0_CRTC_VERT_SYNC_CONTROL                                                                 0x06ff
#define mmCRTC0_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2
#define mmCRTC0_CRTC_STEREO_STATUS                                                                     0x0700
#define mmCRTC0_CRTC_STEREO_STATUS_BASE_IDX                                                            2
#define mmCRTC0_CRTC_STEREO_CONTROL                                                                    0x0701
#define mmCRTC0_CRTC_STEREO_CONTROL_BASE_IDX                                                           2
#define mmCRTC0_CRTC_SNAPSHOT_STATUS                                                                   0x0702
#define mmCRTC0_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2
#define mmCRTC0_CRTC_SNAPSHOT_CONTROL                                                                  0x0703
#define mmCRTC0_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2
#define mmCRTC0_CRTC_SNAPSHOT_POSITION                                                                 0x0704
#define mmCRTC0_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2
#define mmCRTC0_CRTC_SNAPSHOT_FRAME                                                                    0x0705
#define mmCRTC0_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2
#define mmCRTC0_CRTC_START_LINE_CONTROL                                                                0x0706
#define mmCRTC0_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2
#define mmCRTC0_CRTC_INTERRUPT_CONTROL                                                                 0x0707
#define mmCRTC0_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2
#define mmCRTC0_CRTC_UPDATE_LOCK                                                                       0x0708
#define mmCRTC0_CRTC_UPDATE_LOCK_BASE_IDX                                                              2
#define mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0709
#define mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2
#define mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x070a
#define mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2
#define mmCRTC0_CRTC_TEST_PATTERN_CONTROL                                                              0x070b
#define mmCRTC0_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2
#define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS                                                           0x070c
#define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2
#define mmCRTC0_CRTC_TEST_PATTERN_COLOR                                                                0x070d
#define mmCRTC0_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2
#define mmCRTC0_CRTC_MASTER_UPDATE_LOCK                                                                0x070e
#define mmCRTC0_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2
#define mmCRTC0_CRTC_MASTER_UPDATE_MODE                                                                0x070f
#define mmCRTC0_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2
#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0710
#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2
#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0711
#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2
#define mmCRTC0_CRTC_MVP_STATUS                                                                        0x0712
#define mmCRTC0_CRTC_MVP_STATUS_BASE_IDX                                                               2
#define mmCRTC0_CRTC_MASTER_EN                                                                         0x0713
#define mmCRTC0_CRTC_MASTER_EN_BASE_IDX                                                                2
#define mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0714
#define mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2
#define mmCRTC0_CRTC_V_UPDATE_INT_STATUS                                                               0x0715
#define mmCRTC0_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2
#define mmCRTC0_CRTC_OVERSCAN_COLOR                                                                    0x0717
#define mmCRTC0_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2
#define mmCRTC0_CRTC_OVERSCAN_COLOR_EXT                                                                0x0718
#define mmCRTC0_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2
#define mmCRTC0_CRTC_BLANK_DATA_COLOR                                                                  0x0719
#define mmCRTC0_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2
#define mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT                                                              0x071a
#define mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2
#define mmCRTC0_CRTC_BLACK_COLOR                                                                       0x071b
#define mmCRTC0_CRTC_BLACK_COLOR_BASE_IDX                                                              2
#define mmCRTC0_CRTC_BLACK_COLOR_EXT                                                                   0x071c
#define mmCRTC0_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x071d
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x071e
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x071f
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0720
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0721
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0722
#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2
#define mmCRTC0_CRTC_CRC_CNTL                                                                          0x0723
#define mmCRTC0_CRTC_CRC_CNTL_BASE_IDX                                                                 2
#define mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0724
#define mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0725
#define mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0726
#define mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0727
#define mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC0_CRTC_CRC0_DATA_RG                                                                      0x0728
#define mmCRTC0_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2
#define mmCRTC0_CRTC_CRC0_DATA_B                                                                       0x0729
#define mmCRTC0_CRTC_CRC0_DATA_B_BASE_IDX                                                              2
#define mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x072a
#define mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x072b
#define mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x072c
#define mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x072d
#define mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC0_CRTC_CRC1_DATA_RG                                                                      0x072e
#define mmCRTC0_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2
#define mmCRTC0_CRTC_CRC1_DATA_B                                                                       0x072f
#define mmCRTC0_CRTC_CRC1_DATA_B_BASE_IDX                                                              2
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0730
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0731
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0732
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0733
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0734
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0735
#define mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2
#define mmCRTC0_CRTC_STATIC_SCREEN_CONTROL                                                             0x0736
#define mmCRTC0_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2
#define mmCRTC0_CRTC_3D_STRUCTURE_CONTROL                                                              0x0737
#define mmCRTC0_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2
#define mmCRTC0_CRTC_GSL_VSYNC_GAP                                                                     0x0738
#define mmCRTC0_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2
#define mmCRTC0_CRTC_GSL_WINDOW                                                                        0x0739
#define mmCRTC0_CRTC_GSL_WINDOW_BASE_IDX                                                               2
#define mmCRTC0_CRTC_GSL_CONTROL                                                                       0x073a
#define mmCRTC0_CRTC_GSL_CONTROL_BASE_IDX                                                              2
#define mmCRTC0_CRTC_RANGE_TIMING_INT_STATUS                                                           0x073d
#define mmCRTC0_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2
#define mmCRTC0_CRTC_DRR_CONTROL                                                                       0x073e
#define mmCRTC0_CRTC_DRR_CONTROL_BASE_IDX                                                              2


// addressBlock: dce_dc_fmt0_dispdec
// base address: 0x0
#define mmFMT0_FMT_CLAMP_COMPONENT_R                                                                   0x0742
#define mmFMT0_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2
#define mmFMT0_FMT_CLAMP_COMPONENT_G                                                                   0x0743
#define mmFMT0_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2
#define mmFMT0_FMT_CLAMP_COMPONENT_B                                                                   0x0744
#define mmFMT0_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2
#define mmFMT0_FMT_DYNAMIC_EXP_CNTL                                                                    0x0745
#define mmFMT0_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2
#define mmFMT0_FMT_CONTROL                                                                             0x0746
#define mmFMT0_FMT_CONTROL_BASE_IDX                                                                    2
#define mmFMT0_FMT_BIT_DEPTH_CONTROL                                                                   0x0747
#define mmFMT0_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2
#define mmFMT0_FMT_DITHER_RAND_R_SEED                                                                  0x0748
#define mmFMT0_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2
#define mmFMT0_FMT_DITHER_RAND_G_SEED                                                                  0x0749
#define mmFMT0_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2
#define mmFMT0_FMT_DITHER_RAND_B_SEED                                                                  0x074a
#define mmFMT0_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2
#define mmFMT0_FMT_CLAMP_CNTL                                                                          0x074e
#define mmFMT0_FMT_CLAMP_CNTL_BASE_IDX                                                                 2
#define mmFMT0_FMT_CRC_CNTL                                                                            0x074f
#define mmFMT0_FMT_CRC_CNTL_BASE_IDX                                                                   2
#define mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0750
#define mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2
#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0751
#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2
#define mmFMT0_FMT_CRC_SIG_RED_GREEN                                                                   0x0752
#define mmFMT0_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2
#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0753
#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2
#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0754
#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2
#define mmFMT0_FMT_420_HBLANK_EARLY_START                                                              0x0755
#define mmFMT0_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2


// addressBlock: dce_dc_dcp1_dispdec
// base address: 0x800
#define mmDCP1_GRPH_ENABLE                                                                             0x075a
#define mmDCP1_GRPH_ENABLE_BASE_IDX                                                                    2
#define mmDCP1_GRPH_CONTROL                                                                            0x075b
#define mmDCP1_GRPH_CONTROL_BASE_IDX                                                                   2
#define mmDCP1_GRPH_LUT_10BIT_BYPASS                                                                   0x075c
#define mmDCP1_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2
#define mmDCP1_GRPH_SWAP_CNTL                                                                          0x075d
#define mmDCP1_GRPH_SWAP_CNTL_BASE_IDX                                                                 2
#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x075e
#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2
#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x075f
#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2
#define mmDCP1_GRPH_PITCH                                                                              0x0760
#define mmDCP1_GRPH_PITCH_BASE_IDX                                                                     2
#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0761
#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2
#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0762
#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2
#define mmDCP1_GRPH_SURFACE_OFFSET_X                                                                   0x0763
#define mmDCP1_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2
#define mmDCP1_GRPH_SURFACE_OFFSET_Y                                                                   0x0764
#define mmDCP1_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2
#define mmDCP1_GRPH_X_START                                                                            0x0765
#define mmDCP1_GRPH_X_START_BASE_IDX                                                                   2
#define mmDCP1_GRPH_Y_START                                                                            0x0766
#define mmDCP1_GRPH_Y_START_BASE_IDX                                                                   2
#define mmDCP1_GRPH_X_END                                                                              0x0767
#define mmDCP1_GRPH_X_END_BASE_IDX                                                                     2
#define mmDCP1_GRPH_Y_END                                                                              0x0768
#define mmDCP1_GRPH_Y_END_BASE_IDX                                                                     2
#define mmDCP1_INPUT_GAMMA_CONTROL                                                                     0x0769
#define mmDCP1_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2
#define mmDCP1_GRPH_UPDATE                                                                             0x076a
#define mmDCP1_GRPH_UPDATE_BASE_IDX                                                                    2
#define mmDCP1_GRPH_FLIP_CONTROL                                                                       0x076b
#define mmDCP1_GRPH_FLIP_CONTROL_BASE_IDX                                                              2
#define mmDCP1_GRPH_SURFACE_ADDRESS_INUSE                                                              0x076c
#define mmDCP1_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2
#define mmDCP1_GRPH_DFQ_CONTROL                                                                        0x076d
#define mmDCP1_GRPH_DFQ_CONTROL_BASE_IDX                                                               2
#define mmDCP1_GRPH_DFQ_STATUS                                                                         0x076e
#define mmDCP1_GRPH_DFQ_STATUS_BASE_IDX                                                                2
#define mmDCP1_GRPH_INTERRUPT_STATUS                                                                   0x076f
#define mmDCP1_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDCP1_GRPH_INTERRUPT_CONTROL                                                                  0x0770
#define mmDCP1_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2
#define mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0771
#define mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2
#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0772
#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2
#define mmDCP1_GRPH_COMPRESS_PITCH                                                                     0x0773
#define mmDCP1_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2
#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0774
#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2
#define mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0775
#define mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2
#define mmDCP1_PRESCALE_GRPH_CONTROL                                                                   0x0776
#define mmDCP1_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2
#define mmDCP1_PRESCALE_VALUES_GRPH_R                                                                  0x0777
#define mmDCP1_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2
#define mmDCP1_PRESCALE_VALUES_GRPH_G                                                                  0x0778
#define mmDCP1_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2
#define mmDCP1_PRESCALE_VALUES_GRPH_B                                                                  0x0779
#define mmDCP1_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2
#define mmDCP1_INPUT_CSC_CONTROL                                                                       0x077a
#define mmDCP1_INPUT_CSC_CONTROL_BASE_IDX                                                              2
#define mmDCP1_INPUT_CSC_C11_C12                                                                       0x077b
#define mmDCP1_INPUT_CSC_C11_C12_BASE_IDX                                                              2
#define mmDCP1_INPUT_CSC_C13_C14                                                                       0x077c
#define mmDCP1_INPUT_CSC_C13_C14_BASE_IDX                                                              2
#define mmDCP1_INPUT_CSC_C21_C22                                                                       0x077d
#define mmDCP1_INPUT_CSC_C21_C22_BASE_IDX                                                              2
#define mmDCP1_INPUT_CSC_C23_C24                                                                       0x077e
#define mmDCP1_INPUT_CSC_C23_C24_BASE_IDX                                                              2
#define mmDCP1_INPUT_CSC_C31_C32                                                                       0x077f
#define mmDCP1_INPUT_CSC_C31_C32_BASE_IDX                                                              2
#define mmDCP1_INPUT_CSC_C33_C34                                                                       0x0780
#define mmDCP1_INPUT_CSC_C33_C34_BASE_IDX                                                              2
#define mmDCP1_OUTPUT_CSC_CONTROL                                                                      0x0781
#define mmDCP1_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2
#define mmDCP1_OUTPUT_CSC_C11_C12                                                                      0x0782
#define mmDCP1_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2
#define mmDCP1_OUTPUT_CSC_C13_C14                                                                      0x0783
#define mmDCP1_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2
#define mmDCP1_OUTPUT_CSC_C21_C22                                                                      0x0784
#define mmDCP1_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2
#define mmDCP1_OUTPUT_CSC_C23_C24                                                                      0x0785
#define mmDCP1_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2
#define mmDCP1_OUTPUT_CSC_C31_C32                                                                      0x0786
#define mmDCP1_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2
#define mmDCP1_OUTPUT_CSC_C33_C34                                                                      0x0787
#define mmDCP1_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2
#define mmDCP1_COMM_MATRIXA_TRANS_C11_C12                                                              0x0788
#define mmDCP1_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXA_TRANS_C13_C14                                                              0x0789
#define mmDCP1_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXA_TRANS_C21_C22                                                              0x078a
#define mmDCP1_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXA_TRANS_C23_C24                                                              0x078b
#define mmDCP1_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXA_TRANS_C31_C32                                                              0x078c
#define mmDCP1_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXA_TRANS_C33_C34                                                              0x078d
#define mmDCP1_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXB_TRANS_C11_C12                                                              0x078e
#define mmDCP1_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXB_TRANS_C13_C14                                                              0x078f
#define mmDCP1_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXB_TRANS_C21_C22                                                              0x0790
#define mmDCP1_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXB_TRANS_C23_C24                                                              0x0791
#define mmDCP1_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXB_TRANS_C31_C32                                                              0x0792
#define mmDCP1_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP1_COMM_MATRIXB_TRANS_C33_C34                                                              0x0793
#define mmDCP1_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP1_DENORM_CONTROL                                                                          0x0794
#define mmDCP1_DENORM_CONTROL_BASE_IDX                                                                 2
#define mmDCP1_OUT_ROUND_CONTROL                                                                       0x0795
#define mmDCP1_OUT_ROUND_CONTROL_BASE_IDX                                                              2
#define mmDCP1_OUT_CLAMP_CONTROL_R_CR                                                                  0x0796
#define mmDCP1_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2
#define mmDCP1_OUT_CLAMP_CONTROL_G_Y                                                                   0x0797
#define mmDCP1_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2
#define mmDCP1_OUT_CLAMP_CONTROL_B_CB                                                                  0x0798
#define mmDCP1_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2
#define mmDCP1_KEY_CONTROL                                                                             0x0799
#define mmDCP1_KEY_CONTROL_BASE_IDX                                                                    2
#define mmDCP1_KEY_RANGE_ALPHA                                                                         0x079a
#define mmDCP1_KEY_RANGE_ALPHA_BASE_IDX                                                                2
#define mmDCP1_KEY_RANGE_RED                                                                           0x079b
#define mmDCP1_KEY_RANGE_RED_BASE_IDX                                                                  2
#define mmDCP1_KEY_RANGE_GREEN                                                                         0x079c
#define mmDCP1_KEY_RANGE_GREEN_BASE_IDX                                                                2
#define mmDCP1_KEY_RANGE_BLUE                                                                          0x079d
#define mmDCP1_KEY_RANGE_BLUE_BASE_IDX                                                                 2
#define mmDCP1_DEGAMMA_CONTROL                                                                         0x079e
#define mmDCP1_DEGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP1_GAMUT_REMAP_CONTROL                                                                     0x079f
#define mmDCP1_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2
#define mmDCP1_GAMUT_REMAP_C11_C12                                                                     0x07a0
#define mmDCP1_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2
#define mmDCP1_GAMUT_REMAP_C13_C14                                                                     0x07a1
#define mmDCP1_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2
#define mmDCP1_GAMUT_REMAP_C21_C22                                                                     0x07a2
#define mmDCP1_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2
#define mmDCP1_GAMUT_REMAP_C23_C24                                                                     0x07a3
#define mmDCP1_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2
#define mmDCP1_GAMUT_REMAP_C31_C32                                                                     0x07a4
#define mmDCP1_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2
#define mmDCP1_GAMUT_REMAP_C33_C34                                                                     0x07a5
#define mmDCP1_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2
#define mmDCP1_DCP_SPATIAL_DITHER_CNTL                                                                 0x07a6
#define mmDCP1_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2
#define mmDCP1_DCP_RANDOM_SEEDS                                                                        0x07a7
#define mmDCP1_DCP_RANDOM_SEEDS_BASE_IDX                                                               2
#define mmDCP1_DCP_FP_CONVERTED_FIELD                                                                  0x07a8
#define mmDCP1_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2
#define mmDCP1_CUR_CONTROL                                                                             0x07a9
#define mmDCP1_CUR_CONTROL_BASE_IDX                                                                    2
#define mmDCP1_CUR_SURFACE_ADDRESS                                                                     0x07aa
#define mmDCP1_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2
#define mmDCP1_CUR_SIZE                                                                                0x07ab
#define mmDCP1_CUR_SIZE_BASE_IDX                                                                       2
#define mmDCP1_CUR_SURFACE_ADDRESS_HIGH                                                                0x07ac
#define mmDCP1_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2
#define mmDCP1_CUR_POSITION                                                                            0x07ad
#define mmDCP1_CUR_POSITION_BASE_IDX                                                                   2
#define mmDCP1_CUR_HOT_SPOT                                                                            0x07ae
#define mmDCP1_CUR_HOT_SPOT_BASE_IDX                                                                   2
#define mmDCP1_CUR_COLOR1                                                                              0x07af
#define mmDCP1_CUR_COLOR1_BASE_IDX                                                                     2
#define mmDCP1_CUR_COLOR2                                                                              0x07b0
#define mmDCP1_CUR_COLOR2_BASE_IDX                                                                     2
#define mmDCP1_CUR_UPDATE                                                                              0x07b1
#define mmDCP1_CUR_UPDATE_BASE_IDX                                                                     2
#define mmDCP1_CUR_REQUEST_FILTER_CNTL                                                                 0x07bb
#define mmDCP1_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2
#define mmDCP1_CUR_STEREO_CONTROL                                                                      0x07bc
#define mmDCP1_CUR_STEREO_CONTROL_BASE_IDX                                                             2
#define mmDCP1_DC_LUT_RW_MODE                                                                          0x07be
#define mmDCP1_DC_LUT_RW_MODE_BASE_IDX                                                                 2
#define mmDCP1_DC_LUT_RW_INDEX                                                                         0x07bf
#define mmDCP1_DC_LUT_RW_INDEX_BASE_IDX                                                                2
#define mmDCP1_DC_LUT_SEQ_COLOR                                                                        0x07c0
#define mmDCP1_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2
#define mmDCP1_DC_LUT_PWL_DATA                                                                         0x07c1
#define mmDCP1_DC_LUT_PWL_DATA_BASE_IDX                                                                2
#define mmDCP1_DC_LUT_30_COLOR                                                                         0x07c2
#define mmDCP1_DC_LUT_30_COLOR_BASE_IDX                                                                2
#define mmDCP1_DC_LUT_VGA_ACCESS_ENABLE                                                                0x07c3
#define mmDCP1_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2
#define mmDCP1_DC_LUT_WRITE_EN_MASK                                                                    0x07c4
#define mmDCP1_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2
#define mmDCP1_DC_LUT_AUTOFILL                                                                         0x07c5
#define mmDCP1_DC_LUT_AUTOFILL_BASE_IDX                                                                2
#define mmDCP1_DC_LUT_CONTROL                                                                          0x07c6
#define mmDCP1_DC_LUT_CONTROL_BASE_IDX                                                                 2
#define mmDCP1_DC_LUT_BLACK_OFFSET_BLUE                                                                0x07c7
#define mmDCP1_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP1_DC_LUT_BLACK_OFFSET_GREEN                                                               0x07c8
#define mmDCP1_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP1_DC_LUT_BLACK_OFFSET_RED                                                                 0x07c9
#define mmDCP1_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP1_DC_LUT_WHITE_OFFSET_BLUE                                                                0x07ca
#define mmDCP1_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP1_DC_LUT_WHITE_OFFSET_GREEN                                                               0x07cb
#define mmDCP1_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP1_DC_LUT_WHITE_OFFSET_RED                                                                 0x07cc
#define mmDCP1_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP1_DCP_CRC_CONTROL                                                                         0x07cd
#define mmDCP1_DCP_CRC_CONTROL_BASE_IDX                                                                2
#define mmDCP1_DCP_CRC_MASK                                                                            0x07ce
#define mmDCP1_DCP_CRC_MASK_BASE_IDX                                                                   2
#define mmDCP1_DCP_CRC_CURRENT                                                                         0x07cf
#define mmDCP1_DCP_CRC_CURRENT_BASE_IDX                                                                2
#define mmDCP1_DVMM_PTE_CONTROL                                                                        0x07d0
#define mmDCP1_DVMM_PTE_CONTROL_BASE_IDX                                                               2
#define mmDCP1_DCP_CRC_LAST                                                                            0x07d1
#define mmDCP1_DCP_CRC_LAST_BASE_IDX                                                                   2
#define mmDCP1_DVMM_PTE_ARB_CONTROL                                                                    0x07d2
#define mmDCP1_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2
#define mmDCP1_GRPH_FLIP_RATE_CNTL                                                                     0x07d4
#define mmDCP1_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2
#define mmDCP1_DCP_GSL_CONTROL                                                                         0x07d5
#define mmDCP1_DCP_GSL_CONTROL_BASE_IDX                                                                2
#define mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x07d6
#define mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2
#define mmDCP1_GRPH_STEREOSYNC_FLIP                                                                    0x07dc
#define mmDCP1_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2
#define mmDCP1_HW_ROTATION                                                                             0x07de
#define mmDCP1_HW_ROTATION_BASE_IDX                                                                    2
#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x07df
#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2
#define mmDCP1_REGAMMA_CONTROL                                                                         0x07e0
#define mmDCP1_REGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP1_REGAMMA_LUT_INDEX                                                                       0x07e1
#define mmDCP1_REGAMMA_LUT_INDEX_BASE_IDX                                                              2
#define mmDCP1_REGAMMA_LUT_DATA                                                                        0x07e2
#define mmDCP1_REGAMMA_LUT_DATA_BASE_IDX                                                               2
#define mmDCP1_REGAMMA_LUT_WRITE_EN_MASK                                                               0x07e3
#define mmDCP1_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2
#define mmDCP1_REGAMMA_CNTLA_START_CNTL                                                                0x07e4
#define mmDCP1_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x07e5
#define mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLA_END_CNTL1                                                                 0x07e6
#define mmDCP1_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2
#define mmDCP1_REGAMMA_CNTLA_END_CNTL2                                                                 0x07e7
#define mmDCP1_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2
#define mmDCP1_REGAMMA_CNTLA_REGION_0_1                                                                0x07e8
#define mmDCP1_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLA_REGION_2_3                                                                0x07e9
#define mmDCP1_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLA_REGION_4_5                                                                0x07ea
#define mmDCP1_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLA_REGION_6_7                                                                0x07eb
#define mmDCP1_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLA_REGION_8_9                                                                0x07ec
#define mmDCP1_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLA_REGION_10_11                                                              0x07ed
#define mmDCP1_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2
#define mmDCP1_REGAMMA_CNTLA_REGION_12_13                                                              0x07ee
#define mmDCP1_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2
#define mmDCP1_REGAMMA_CNTLA_REGION_14_15                                                              0x07ef
#define mmDCP1_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2
#define mmDCP1_REGAMMA_CNTLB_START_CNTL                                                                0x07f0
#define mmDCP1_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x07f1
#define mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLB_END_CNTL1                                                                 0x07f2
#define mmDCP1_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2
#define mmDCP1_REGAMMA_CNTLB_END_CNTL2                                                                 0x07f3
#define mmDCP1_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2
#define mmDCP1_REGAMMA_CNTLB_REGION_0_1                                                                0x07f4
#define mmDCP1_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLB_REGION_2_3                                                                0x07f5
#define mmDCP1_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLB_REGION_4_5                                                                0x07f6
#define mmDCP1_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLB_REGION_6_7                                                                0x07f7
#define mmDCP1_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLB_REGION_8_9                                                                0x07f8
#define mmDCP1_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2
#define mmDCP1_REGAMMA_CNTLB_REGION_10_11                                                              0x07f9
#define mmDCP1_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2
#define mmDCP1_REGAMMA_CNTLB_REGION_12_13                                                              0x07fa
#define mmDCP1_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2
#define mmDCP1_REGAMMA_CNTLB_REGION_14_15                                                              0x07fb
#define mmDCP1_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2
#define mmDCP1_ALPHA_CONTROL                                                                           0x07fc
#define mmDCP1_ALPHA_CONTROL_BASE_IDX                                                                  2
#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x07fd
#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2
#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x07fe
#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2
#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x07ff
#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2
#define mmDCP1_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0800
#define mmDCP1_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2
#define mmDCP1_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0801
#define mmDCP1_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2
#define mmDCP1_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0802
#define mmDCP1_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2
#define mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0803
#define mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2


// addressBlock: dce_dc_lb1_dispdec
// base address: 0x800
#define mmLB1_LB_DATA_FORMAT                                                                           0x081a
#define mmLB1_LB_DATA_FORMAT_BASE_IDX                                                                  2
#define mmLB1_LB_MEMORY_CTRL                                                                           0x081b
#define mmLB1_LB_MEMORY_CTRL_BASE_IDX                                                                  2
#define mmLB1_LB_MEMORY_SIZE_STATUS                                                                    0x081c
#define mmLB1_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2
#define mmLB1_LB_DESKTOP_HEIGHT                                                                        0x081d
#define mmLB1_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2
#define mmLB1_LB_VLINE_START_END                                                                       0x081e
#define mmLB1_LB_VLINE_START_END_BASE_IDX                                                              2
#define mmLB1_LB_VLINE2_START_END                                                                      0x081f
#define mmLB1_LB_VLINE2_START_END_BASE_IDX                                                             2
#define mmLB1_LB_V_COUNTER                                                                             0x0820
#define mmLB1_LB_V_COUNTER_BASE_IDX                                                                    2
#define mmLB1_LB_SNAPSHOT_V_COUNTER                                                                    0x0821
#define mmLB1_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2
#define mmLB1_LB_INTERRUPT_MASK                                                                        0x0822
#define mmLB1_LB_INTERRUPT_MASK_BASE_IDX                                                               2
#define mmLB1_LB_VLINE_STATUS                                                                          0x0823
#define mmLB1_LB_VLINE_STATUS_BASE_IDX                                                                 2
#define mmLB1_LB_VLINE2_STATUS                                                                         0x0824
#define mmLB1_LB_VLINE2_STATUS_BASE_IDX                                                                2
#define mmLB1_LB_VBLANK_STATUS                                                                         0x0825
#define mmLB1_LB_VBLANK_STATUS_BASE_IDX                                                                2
#define mmLB1_LB_SYNC_RESET_SEL                                                                        0x0826
#define mmLB1_LB_SYNC_RESET_SEL_BASE_IDX                                                               2
#define mmLB1_LB_BLACK_KEYER_R_CR                                                                      0x0827
#define mmLB1_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2
#define mmLB1_LB_BLACK_KEYER_G_Y                                                                       0x0828
#define mmLB1_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2
#define mmLB1_LB_BLACK_KEYER_B_CB                                                                      0x0829
#define mmLB1_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2
#define mmLB1_LB_KEYER_COLOR_CTRL                                                                      0x082a
#define mmLB1_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2
#define mmLB1_LB_KEYER_COLOR_R_CR                                                                      0x082b
#define mmLB1_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2
#define mmLB1_LB_KEYER_COLOR_G_Y                                                                       0x082c
#define mmLB1_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2
#define mmLB1_LB_KEYER_COLOR_B_CB                                                                      0x082d
#define mmLB1_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2
#define mmLB1_LB_KEYER_COLOR_REP_R_CR                                                                  0x082e
#define mmLB1_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2
#define mmLB1_LB_KEYER_COLOR_REP_G_Y                                                                   0x082f
#define mmLB1_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2
#define mmLB1_LB_KEYER_COLOR_REP_B_CB                                                                  0x0830
#define mmLB1_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2
#define mmLB1_LB_BUFFER_LEVEL_STATUS                                                                   0x0831
#define mmLB1_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2
#define mmLB1_LB_BUFFER_URGENCY_CTRL                                                                   0x0832
#define mmLB1_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2
#define mmLB1_LB_BUFFER_URGENCY_STATUS                                                                 0x0833
#define mmLB1_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2
#define mmLB1_LB_BUFFER_STATUS                                                                         0x0834
#define mmLB1_LB_BUFFER_STATUS_BASE_IDX                                                                2
#define mmLB1_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0835
#define mmLB1_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2
#define mmLB1_MVP_AFR_FLIP_MODE                                                                        0x0836
#define mmLB1_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2
#define mmLB1_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0837
#define mmLB1_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2
#define mmLB1_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0838
#define mmLB1_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2
#define mmLB1_DC_MVP_LB_CONTROL                                                                        0x0839
#define mmLB1_DC_MVP_LB_CONTROL_BASE_IDX                                                               2


// addressBlock: dce_dc_dcfe1_dispdec
// base address: 0x800
#define mmDCFE1_DCFE_CLOCK_CONTROL                                                                     0x085a
#define mmDCFE1_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2
#define mmDCFE1_DCFE_SOFT_RESET                                                                        0x085b
#define mmDCFE1_DCFE_SOFT_RESET_BASE_IDX                                                               2
#define mmDCFE1_DCFE_MEM_PWR_CTRL                                                                      0x085d
#define mmDCFE1_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2
#define mmDCFE1_DCFE_MEM_PWR_CTRL2                                                                     0x085e
#define mmDCFE1_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2
#define mmDCFE1_DCFE_MEM_PWR_STATUS                                                                    0x085f
#define mmDCFE1_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2
#define mmDCFE1_DCFE_MISC                                                                              0x0860
#define mmDCFE1_DCFE_MISC_BASE_IDX                                                                     2
#define mmDCFE1_DCFE_FLUSH                                                                             0x0861
#define mmDCFE1_DCFE_FLUSH_BASE_IDX                                                                    2


// addressBlock: dce_dc_dc_perfmon4_dispdec
// base address: 0x2138
#define mmDC_PERFMON4_PERFCOUNTER_CNTL                                                                 0x086e
#define mmDC_PERFMON4_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON4_PERFCOUNTER_CNTL2                                                                0x086f
#define mmDC_PERFMON4_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON4_PERFCOUNTER_STATE                                                                0x0870
#define mmDC_PERFMON4_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON4_PERFMON_CNTL                                                                     0x0871
#define mmDC_PERFMON4_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON4_PERFMON_CNTL2                                                                    0x0872
#define mmDC_PERFMON4_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC                                                          0x0873
#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON4_PERFMON_CVALUE_LOW                                                               0x0874
#define mmDC_PERFMON4_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON4_PERFMON_HI                                                                       0x0875
#define mmDC_PERFMON4_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON4_PERFMON_LOW                                                                      0x0876
#define mmDC_PERFMON4_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_dmif_pg1_dispdec
// base address: 0x800
#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x087a
#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2
#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x087b
#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2
#define mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL                                                          0x087c
#define mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL                                                            0x087d
#define mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG1_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x087e
#define mmDMIF_PG1_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2
#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL                                                            0x087f
#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL2                                                           0x0880
#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2
#define mmDMIF_PG1_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0881
#define mmDMIF_PG1_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG1_DPG_REPEATER_PROGRAM                                                                0x0882
#define mmDMIF_PG1_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2
#define mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL                                                               0x0886
#define mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2
#define mmDMIF_PG1_DPG_DVMM_STATUS                                                                     0x0887
#define mmDMIF_PG1_DPG_DVMM_STATUS_BASE_IDX                                                            2


// addressBlock: dce_dc_scl1_dispdec
// base address: 0x800
#define mmSCL1_SCL_COEF_RAM_SELECT                                                                     0x089a
#define mmSCL1_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2
#define mmSCL1_SCL_COEF_RAM_TAP_DATA                                                                   0x089b
#define mmSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2
#define mmSCL1_SCL_MODE                                                                                0x089c
#define mmSCL1_SCL_MODE_BASE_IDX                                                                       2
#define mmSCL1_SCL_TAP_CONTROL                                                                         0x089d
#define mmSCL1_SCL_TAP_CONTROL_BASE_IDX                                                                2
#define mmSCL1_SCL_CONTROL                                                                             0x089e
#define mmSCL1_SCL_CONTROL_BASE_IDX                                                                    2
#define mmSCL1_SCL_BYPASS_CONTROL                                                                      0x089f
#define mmSCL1_SCL_BYPASS_CONTROL_BASE_IDX                                                             2
#define mmSCL1_SCL_MANUAL_REPLICATE_CONTROL                                                            0x08a0
#define mmSCL1_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2
#define mmSCL1_SCL_AUTOMATIC_MODE_CONTROL                                                              0x08a1
#define mmSCL1_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2
#define mmSCL1_SCL_HORZ_FILTER_CONTROL                                                                 0x08a2
#define mmSCL1_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x08a3
#define mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL1_SCL_HORZ_FILTER_INIT                                                                    0x08a4
#define mmSCL1_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL1_SCL_VERT_FILTER_CONTROL                                                                 0x08a5
#define mmSCL1_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL1_SCL_VERT_FILTER_SCALE_RATIO                                                             0x08a6
#define mmSCL1_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL1_SCL_VERT_FILTER_INIT                                                                    0x08a7
#define mmSCL1_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL1_SCL_VERT_FILTER_INIT_BOT                                                                0x08a8
#define mmSCL1_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2
#define mmSCL1_SCL_ROUND_OFFSET                                                                        0x08a9
#define mmSCL1_SCL_ROUND_OFFSET_BASE_IDX                                                               2
#define mmSCL1_SCL_UPDATE                                                                              0x08aa
#define mmSCL1_SCL_UPDATE_BASE_IDX                                                                     2
#define mmSCL1_SCL_F_SHARP_CONTROL                                                                     0x08ab
#define mmSCL1_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2
#define mmSCL1_SCL_ALU_CONTROL                                                                         0x08ac
#define mmSCL1_SCL_ALU_CONTROL_BASE_IDX                                                                2
#define mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x08ad
#define mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2
#define mmSCL1_VIEWPORT_START_SECONDARY                                                                0x08ae
#define mmSCL1_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2
#define mmSCL1_VIEWPORT_START                                                                          0x08af
#define mmSCL1_VIEWPORT_START_BASE_IDX                                                                 2
#define mmSCL1_VIEWPORT_SIZE                                                                           0x08b0
#define mmSCL1_VIEWPORT_SIZE_BASE_IDX                                                                  2
#define mmSCL1_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x08b1
#define mmSCL1_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2
#define mmSCL1_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x08b2
#define mmSCL1_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2
#define mmSCL1_SCL_MODE_CHANGE_DET1                                                                    0x08b3
#define mmSCL1_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2
#define mmSCL1_SCL_MODE_CHANGE_DET2                                                                    0x08b4
#define mmSCL1_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2
#define mmSCL1_SCL_MODE_CHANGE_DET3                                                                    0x08b5
#define mmSCL1_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2
#define mmSCL1_SCL_MODE_CHANGE_MASK                                                                    0x08b6
#define mmSCL1_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2


// addressBlock: dce_dc_blnd1_dispdec
// base address: 0x800
#define mmBLND1_BLND_CONTROL                                                                           0x08c7
#define mmBLND1_BLND_CONTROL_BASE_IDX                                                                  2
#define mmBLND1_BLND_SM_CONTROL2                                                                       0x08c8
#define mmBLND1_BLND_SM_CONTROL2_BASE_IDX                                                              2
#define mmBLND1_BLND_CONTROL2                                                                          0x08c9
#define mmBLND1_BLND_CONTROL2_BASE_IDX                                                                 2
#define mmBLND1_BLND_UPDATE                                                                            0x08ca
#define mmBLND1_BLND_UPDATE_BASE_IDX                                                                   2
#define mmBLND1_BLND_UNDERFLOW_INTERRUPT                                                               0x08cb
#define mmBLND1_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2
#define mmBLND1_BLND_V_UPDATE_LOCK                                                                     0x08cc
#define mmBLND1_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2
#define mmBLND1_BLND_REG_UPDATE_STATUS                                                                 0x08cd
#define mmBLND1_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2


// addressBlock: dce_dc_crtc1_dispdec
// base address: 0x800
#define mmCRTC1_CRTC_H_BLANK_EARLY_NUM                                                                 0x08d2
#define mmCRTC1_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2
#define mmCRTC1_CRTC_H_TOTAL                                                                           0x08d3
#define mmCRTC1_CRTC_H_TOTAL_BASE_IDX                                                                  2
#define mmCRTC1_CRTC_H_BLANK_START_END                                                                 0x08d4
#define mmCRTC1_CRTC_H_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC1_CRTC_H_SYNC_A                                                                          0x08d5
#define mmCRTC1_CRTC_H_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC1_CRTC_H_SYNC_A_CNTL                                                                     0x08d6
#define mmCRTC1_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC1_CRTC_H_SYNC_B                                                                          0x08d7
#define mmCRTC1_CRTC_H_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC1_CRTC_H_SYNC_B_CNTL                                                                     0x08d8
#define mmCRTC1_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC1_CRTC_VBI_END                                                                           0x08d9
#define mmCRTC1_CRTC_VBI_END_BASE_IDX                                                                  2
#define mmCRTC1_CRTC_V_TOTAL                                                                           0x08da
#define mmCRTC1_CRTC_V_TOTAL_BASE_IDX                                                                  2
#define mmCRTC1_CRTC_V_TOTAL_MIN                                                                       0x08db
#define mmCRTC1_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2
#define mmCRTC1_CRTC_V_TOTAL_MAX                                                                       0x08dc
#define mmCRTC1_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2
#define mmCRTC1_CRTC_V_TOTAL_CONTROL                                                                   0x08dd
#define mmCRTC1_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2
#define mmCRTC1_CRTC_V_TOTAL_INT_STATUS                                                                0x08de
#define mmCRTC1_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2
#define mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS                                                              0x08df
#define mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2
#define mmCRTC1_CRTC_V_BLANK_START_END                                                                 0x08e0
#define mmCRTC1_CRTC_V_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC1_CRTC_V_SYNC_A                                                                          0x08e1
#define mmCRTC1_CRTC_V_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC1_CRTC_V_SYNC_A_CNTL                                                                     0x08e2
#define mmCRTC1_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC1_CRTC_V_SYNC_B                                                                          0x08e3
#define mmCRTC1_CRTC_V_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC1_CRTC_V_SYNC_B_CNTL                                                                     0x08e4
#define mmCRTC1_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC1_CRTC_DTMTEST_CNTL                                                                      0x08e5
#define mmCRTC1_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2
#define mmCRTC1_CRTC_DTMTEST_STATUS_POSITION                                                           0x08e6
#define mmCRTC1_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2
#define mmCRTC1_CRTC_TRIGA_CNTL                                                                        0x08e7
#define mmCRTC1_CRTC_TRIGA_CNTL_BASE_IDX                                                               2
#define mmCRTC1_CRTC_TRIGA_MANUAL_TRIG                                                                 0x08e8
#define mmCRTC1_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC1_CRTC_TRIGB_CNTL                                                                        0x08e9
#define mmCRTC1_CRTC_TRIGB_CNTL_BASE_IDX                                                               2
#define mmCRTC1_CRTC_TRIGB_MANUAL_TRIG                                                                 0x08ea
#define mmCRTC1_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x08eb
#define mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2
#define mmCRTC1_CRTC_FLOW_CONTROL                                                                      0x08ec
#define mmCRTC1_CRTC_FLOW_CONTROL_BASE_IDX                                                             2
#define mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x08ed
#define mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2
#define mmCRTC1_CRTC_AVSYNC_COUNTER                                                                    0x08ee
#define mmCRTC1_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2
#define mmCRTC1_CRTC_CONTROL                                                                           0x08ef
#define mmCRTC1_CRTC_CONTROL_BASE_IDX                                                                  2
#define mmCRTC1_CRTC_BLANK_CONTROL                                                                     0x08f0
#define mmCRTC1_CRTC_BLANK_CONTROL_BASE_IDX                                                            2
#define mmCRTC1_CRTC_INTERLACE_CONTROL                                                                 0x08f1
#define mmCRTC1_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2
#define mmCRTC1_CRTC_INTERLACE_STATUS                                                                  0x08f2
#define mmCRTC1_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2
#define mmCRTC1_CRTC_FIELD_INDICATION_CONTROL                                                          0x08f3
#define mmCRTC1_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2
#define mmCRTC1_CRTC_PIXEL_DATA_READBACK0                                                              0x08f4
#define mmCRTC1_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2
#define mmCRTC1_CRTC_PIXEL_DATA_READBACK1                                                              0x08f5
#define mmCRTC1_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2
#define mmCRTC1_CRTC_STATUS                                                                            0x08f6
#define mmCRTC1_CRTC_STATUS_BASE_IDX                                                                   2
#define mmCRTC1_CRTC_STATUS_POSITION                                                                   0x08f7
#define mmCRTC1_CRTC_STATUS_POSITION_BASE_IDX                                                          2
#define mmCRTC1_CRTC_NOM_VERT_POSITION                                                                 0x08f8
#define mmCRTC1_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2
#define mmCRTC1_CRTC_STATUS_FRAME_COUNT                                                                0x08f9
#define mmCRTC1_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2
#define mmCRTC1_CRTC_STATUS_VF_COUNT                                                                   0x08fa
#define mmCRTC1_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2
#define mmCRTC1_CRTC_STATUS_HV_COUNT                                                                   0x08fb
#define mmCRTC1_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2
#define mmCRTC1_CRTC_COUNT_CONTROL                                                                     0x08fc
#define mmCRTC1_CRTC_COUNT_CONTROL_BASE_IDX                                                            2
#define mmCRTC1_CRTC_COUNT_RESET                                                                       0x08fd
#define mmCRTC1_CRTC_COUNT_RESET_BASE_IDX                                                              2
#define mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x08fe
#define mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2
#define mmCRTC1_CRTC_VERT_SYNC_CONTROL                                                                 0x08ff
#define mmCRTC1_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2
#define mmCRTC1_CRTC_STEREO_STATUS                                                                     0x0900
#define mmCRTC1_CRTC_STEREO_STATUS_BASE_IDX                                                            2
#define mmCRTC1_CRTC_STEREO_CONTROL                                                                    0x0901
#define mmCRTC1_CRTC_STEREO_CONTROL_BASE_IDX                                                           2
#define mmCRTC1_CRTC_SNAPSHOT_STATUS                                                                   0x0902
#define mmCRTC1_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2
#define mmCRTC1_CRTC_SNAPSHOT_CONTROL                                                                  0x0903
#define mmCRTC1_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2
#define mmCRTC1_CRTC_SNAPSHOT_POSITION                                                                 0x0904
#define mmCRTC1_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2
#define mmCRTC1_CRTC_SNAPSHOT_FRAME                                                                    0x0905
#define mmCRTC1_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2
#define mmCRTC1_CRTC_START_LINE_CONTROL                                                                0x0906
#define mmCRTC1_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2
#define mmCRTC1_CRTC_INTERRUPT_CONTROL                                                                 0x0907
#define mmCRTC1_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2
#define mmCRTC1_CRTC_UPDATE_LOCK                                                                       0x0908
#define mmCRTC1_CRTC_UPDATE_LOCK_BASE_IDX                                                              2
#define mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0909
#define mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2
#define mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x090a
#define mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2
#define mmCRTC1_CRTC_TEST_PATTERN_CONTROL                                                              0x090b
#define mmCRTC1_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2
#define mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS                                                           0x090c
#define mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2
#define mmCRTC1_CRTC_TEST_PATTERN_COLOR                                                                0x090d
#define mmCRTC1_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2
#define mmCRTC1_CRTC_MASTER_UPDATE_LOCK                                                                0x090e
#define mmCRTC1_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2
#define mmCRTC1_CRTC_MASTER_UPDATE_MODE                                                                0x090f
#define mmCRTC1_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2
#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0910
#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2
#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0911
#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2
#define mmCRTC1_CRTC_MVP_STATUS                                                                        0x0912
#define mmCRTC1_CRTC_MVP_STATUS_BASE_IDX                                                               2
#define mmCRTC1_CRTC_MASTER_EN                                                                         0x0913
#define mmCRTC1_CRTC_MASTER_EN_BASE_IDX                                                                2
#define mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0914
#define mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2
#define mmCRTC1_CRTC_V_UPDATE_INT_STATUS                                                               0x0915
#define mmCRTC1_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2
#define mmCRTC1_CRTC_OVERSCAN_COLOR                                                                    0x0917
#define mmCRTC1_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2
#define mmCRTC1_CRTC_OVERSCAN_COLOR_EXT                                                                0x0918
#define mmCRTC1_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2
#define mmCRTC1_CRTC_BLANK_DATA_COLOR                                                                  0x0919
#define mmCRTC1_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2
#define mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT                                                              0x091a
#define mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2
#define mmCRTC1_CRTC_BLACK_COLOR                                                                       0x091b
#define mmCRTC1_CRTC_BLACK_COLOR_BASE_IDX                                                              2
#define mmCRTC1_CRTC_BLACK_COLOR_EXT                                                                   0x091c
#define mmCRTC1_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x091d
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x091e
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x091f
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0920
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0921
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0922
#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2
#define mmCRTC1_CRTC_CRC_CNTL                                                                          0x0923
#define mmCRTC1_CRTC_CRC_CNTL_BASE_IDX                                                                 2
#define mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0924
#define mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0925
#define mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0926
#define mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0927
#define mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC1_CRTC_CRC0_DATA_RG                                                                      0x0928
#define mmCRTC1_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2
#define mmCRTC1_CRTC_CRC0_DATA_B                                                                       0x0929
#define mmCRTC1_CRTC_CRC0_DATA_B_BASE_IDX                                                              2
#define mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x092a
#define mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x092b
#define mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x092c
#define mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x092d
#define mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC1_CRTC_CRC1_DATA_RG                                                                      0x092e
#define mmCRTC1_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2
#define mmCRTC1_CRTC_CRC1_DATA_B                                                                       0x092f
#define mmCRTC1_CRTC_CRC1_DATA_B_BASE_IDX                                                              2
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0930
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0931
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0932
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0933
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0934
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0935
#define mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2
#define mmCRTC1_CRTC_STATIC_SCREEN_CONTROL                                                             0x0936
#define mmCRTC1_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2
#define mmCRTC1_CRTC_3D_STRUCTURE_CONTROL                                                              0x0937
#define mmCRTC1_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2
#define mmCRTC1_CRTC_GSL_VSYNC_GAP                                                                     0x0938
#define mmCRTC1_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2
#define mmCRTC1_CRTC_GSL_WINDOW                                                                        0x0939
#define mmCRTC1_CRTC_GSL_WINDOW_BASE_IDX                                                               2
#define mmCRTC1_CRTC_GSL_CONTROL                                                                       0x093a
#define mmCRTC1_CRTC_GSL_CONTROL_BASE_IDX                                                              2
#define mmCRTC1_CRTC_RANGE_TIMING_INT_STATUS                                                           0x093d
#define mmCRTC1_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2
#define mmCRTC1_CRTC_DRR_CONTROL                                                                       0x093e
#define mmCRTC1_CRTC_DRR_CONTROL_BASE_IDX                                                              2


// addressBlock: dce_dc_fmt1_dispdec
// base address: 0x800
#define mmFMT1_FMT_CLAMP_COMPONENT_R                                                                   0x0942
#define mmFMT1_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2
#define mmFMT1_FMT_CLAMP_COMPONENT_G                                                                   0x0943
#define mmFMT1_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2
#define mmFMT1_FMT_CLAMP_COMPONENT_B                                                                   0x0944
#define mmFMT1_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2
#define mmFMT1_FMT_DYNAMIC_EXP_CNTL                                                                    0x0945
#define mmFMT1_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2
#define mmFMT1_FMT_CONTROL                                                                             0x0946
#define mmFMT1_FMT_CONTROL_BASE_IDX                                                                    2
#define mmFMT1_FMT_BIT_DEPTH_CONTROL                                                                   0x0947
#define mmFMT1_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2
#define mmFMT1_FMT_DITHER_RAND_R_SEED                                                                  0x0948
#define mmFMT1_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2
#define mmFMT1_FMT_DITHER_RAND_G_SEED                                                                  0x0949
#define mmFMT1_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2
#define mmFMT1_FMT_DITHER_RAND_B_SEED                                                                  0x094a
#define mmFMT1_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2
#define mmFMT1_FMT_CLAMP_CNTL                                                                          0x094e
#define mmFMT1_FMT_CLAMP_CNTL_BASE_IDX                                                                 2
#define mmFMT1_FMT_CRC_CNTL                                                                            0x094f
#define mmFMT1_FMT_CRC_CNTL_BASE_IDX                                                                   2
#define mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0950
#define mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2
#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0951
#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2
#define mmFMT1_FMT_CRC_SIG_RED_GREEN                                                                   0x0952
#define mmFMT1_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2
#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0953
#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2
#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0954
#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2
#define mmFMT1_FMT_420_HBLANK_EARLY_START                                                              0x0955
#define mmFMT1_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2


// addressBlock: dce_dc_dcp2_dispdec
// base address: 0x1000
#define mmDCP2_GRPH_ENABLE                                                                             0x095a
#define mmDCP2_GRPH_ENABLE_BASE_IDX                                                                    2
#define mmDCP2_GRPH_CONTROL                                                                            0x095b
#define mmDCP2_GRPH_CONTROL_BASE_IDX                                                                   2
#define mmDCP2_GRPH_LUT_10BIT_BYPASS                                                                   0x095c
#define mmDCP2_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2
#define mmDCP2_GRPH_SWAP_CNTL                                                                          0x095d
#define mmDCP2_GRPH_SWAP_CNTL_BASE_IDX                                                                 2
#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x095e
#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2
#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x095f
#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2
#define mmDCP2_GRPH_PITCH                                                                              0x0960
#define mmDCP2_GRPH_PITCH_BASE_IDX                                                                     2
#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0961
#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2
#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0962
#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2
#define mmDCP2_GRPH_SURFACE_OFFSET_X                                                                   0x0963
#define mmDCP2_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2
#define mmDCP2_GRPH_SURFACE_OFFSET_Y                                                                   0x0964
#define mmDCP2_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2
#define mmDCP2_GRPH_X_START                                                                            0x0965
#define mmDCP2_GRPH_X_START_BASE_IDX                                                                   2
#define mmDCP2_GRPH_Y_START                                                                            0x0966
#define mmDCP2_GRPH_Y_START_BASE_IDX                                                                   2
#define mmDCP2_GRPH_X_END                                                                              0x0967
#define mmDCP2_GRPH_X_END_BASE_IDX                                                                     2
#define mmDCP2_GRPH_Y_END                                                                              0x0968
#define mmDCP2_GRPH_Y_END_BASE_IDX                                                                     2
#define mmDCP2_INPUT_GAMMA_CONTROL                                                                     0x0969
#define mmDCP2_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2
#define mmDCP2_GRPH_UPDATE                                                                             0x096a
#define mmDCP2_GRPH_UPDATE_BASE_IDX                                                                    2
#define mmDCP2_GRPH_FLIP_CONTROL                                                                       0x096b
#define mmDCP2_GRPH_FLIP_CONTROL_BASE_IDX                                                              2
#define mmDCP2_GRPH_SURFACE_ADDRESS_INUSE                                                              0x096c
#define mmDCP2_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2
#define mmDCP2_GRPH_DFQ_CONTROL                                                                        0x096d
#define mmDCP2_GRPH_DFQ_CONTROL_BASE_IDX                                                               2
#define mmDCP2_GRPH_DFQ_STATUS                                                                         0x096e
#define mmDCP2_GRPH_DFQ_STATUS_BASE_IDX                                                                2
#define mmDCP2_GRPH_INTERRUPT_STATUS                                                                   0x096f
#define mmDCP2_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDCP2_GRPH_INTERRUPT_CONTROL                                                                  0x0970
#define mmDCP2_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2
#define mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0971
#define mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2
#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0972
#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2
#define mmDCP2_GRPH_COMPRESS_PITCH                                                                     0x0973
#define mmDCP2_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2
#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0974
#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2
#define mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0975
#define mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2
#define mmDCP2_PRESCALE_GRPH_CONTROL                                                                   0x0976
#define mmDCP2_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2
#define mmDCP2_PRESCALE_VALUES_GRPH_R                                                                  0x0977
#define mmDCP2_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2
#define mmDCP2_PRESCALE_VALUES_GRPH_G                                                                  0x0978
#define mmDCP2_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2
#define mmDCP2_PRESCALE_VALUES_GRPH_B                                                                  0x0979
#define mmDCP2_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2
#define mmDCP2_INPUT_CSC_CONTROL                                                                       0x097a
#define mmDCP2_INPUT_CSC_CONTROL_BASE_IDX                                                              2
#define mmDCP2_INPUT_CSC_C11_C12                                                                       0x097b
#define mmDCP2_INPUT_CSC_C11_C12_BASE_IDX                                                              2
#define mmDCP2_INPUT_CSC_C13_C14                                                                       0x097c
#define mmDCP2_INPUT_CSC_C13_C14_BASE_IDX                                                              2
#define mmDCP2_INPUT_CSC_C21_C22                                                                       0x097d
#define mmDCP2_INPUT_CSC_C21_C22_BASE_IDX                                                              2
#define mmDCP2_INPUT_CSC_C23_C24                                                                       0x097e
#define mmDCP2_INPUT_CSC_C23_C24_BASE_IDX                                                              2
#define mmDCP2_INPUT_CSC_C31_C32                                                                       0x097f
#define mmDCP2_INPUT_CSC_C31_C32_BASE_IDX                                                              2
#define mmDCP2_INPUT_CSC_C33_C34                                                                       0x0980
#define mmDCP2_INPUT_CSC_C33_C34_BASE_IDX                                                              2
#define mmDCP2_OUTPUT_CSC_CONTROL                                                                      0x0981
#define mmDCP2_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2
#define mmDCP2_OUTPUT_CSC_C11_C12                                                                      0x0982
#define mmDCP2_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2
#define mmDCP2_OUTPUT_CSC_C13_C14                                                                      0x0983
#define mmDCP2_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2
#define mmDCP2_OUTPUT_CSC_C21_C22                                                                      0x0984
#define mmDCP2_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2
#define mmDCP2_OUTPUT_CSC_C23_C24                                                                      0x0985
#define mmDCP2_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2
#define mmDCP2_OUTPUT_CSC_C31_C32                                                                      0x0986
#define mmDCP2_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2
#define mmDCP2_OUTPUT_CSC_C33_C34                                                                      0x0987
#define mmDCP2_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2
#define mmDCP2_COMM_MATRIXA_TRANS_C11_C12                                                              0x0988
#define mmDCP2_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXA_TRANS_C13_C14                                                              0x0989
#define mmDCP2_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXA_TRANS_C21_C22                                                              0x098a
#define mmDCP2_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXA_TRANS_C23_C24                                                              0x098b
#define mmDCP2_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXA_TRANS_C31_C32                                                              0x098c
#define mmDCP2_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXA_TRANS_C33_C34                                                              0x098d
#define mmDCP2_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXB_TRANS_C11_C12                                                              0x098e
#define mmDCP2_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXB_TRANS_C13_C14                                                              0x098f
#define mmDCP2_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXB_TRANS_C21_C22                                                              0x0990
#define mmDCP2_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXB_TRANS_C23_C24                                                              0x0991
#define mmDCP2_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXB_TRANS_C31_C32                                                              0x0992
#define mmDCP2_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP2_COMM_MATRIXB_TRANS_C33_C34                                                              0x0993
#define mmDCP2_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP2_DENORM_CONTROL                                                                          0x0994
#define mmDCP2_DENORM_CONTROL_BASE_IDX                                                                 2
#define mmDCP2_OUT_ROUND_CONTROL                                                                       0x0995
#define mmDCP2_OUT_ROUND_CONTROL_BASE_IDX                                                              2
#define mmDCP2_OUT_CLAMP_CONTROL_R_CR                                                                  0x0996
#define mmDCP2_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2
#define mmDCP2_OUT_CLAMP_CONTROL_G_Y                                                                   0x0997
#define mmDCP2_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2
#define mmDCP2_OUT_CLAMP_CONTROL_B_CB                                                                  0x0998
#define mmDCP2_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2
#define mmDCP2_KEY_CONTROL                                                                             0x0999
#define mmDCP2_KEY_CONTROL_BASE_IDX                                                                    2
#define mmDCP2_KEY_RANGE_ALPHA                                                                         0x099a
#define mmDCP2_KEY_RANGE_ALPHA_BASE_IDX                                                                2
#define mmDCP2_KEY_RANGE_RED                                                                           0x099b
#define mmDCP2_KEY_RANGE_RED_BASE_IDX                                                                  2
#define mmDCP2_KEY_RANGE_GREEN                                                                         0x099c
#define mmDCP2_KEY_RANGE_GREEN_BASE_IDX                                                                2
#define mmDCP2_KEY_RANGE_BLUE                                                                          0x099d
#define mmDCP2_KEY_RANGE_BLUE_BASE_IDX                                                                 2
#define mmDCP2_DEGAMMA_CONTROL                                                                         0x099e
#define mmDCP2_DEGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP2_GAMUT_REMAP_CONTROL                                                                     0x099f
#define mmDCP2_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2
#define mmDCP2_GAMUT_REMAP_C11_C12                                                                     0x09a0
#define mmDCP2_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2
#define mmDCP2_GAMUT_REMAP_C13_C14                                                                     0x09a1
#define mmDCP2_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2
#define mmDCP2_GAMUT_REMAP_C21_C22                                                                     0x09a2
#define mmDCP2_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2
#define mmDCP2_GAMUT_REMAP_C23_C24                                                                     0x09a3
#define mmDCP2_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2
#define mmDCP2_GAMUT_REMAP_C31_C32                                                                     0x09a4
#define mmDCP2_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2
#define mmDCP2_GAMUT_REMAP_C33_C34                                                                     0x09a5
#define mmDCP2_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2
#define mmDCP2_DCP_SPATIAL_DITHER_CNTL                                                                 0x09a6
#define mmDCP2_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2
#define mmDCP2_DCP_RANDOM_SEEDS                                                                        0x09a7
#define mmDCP2_DCP_RANDOM_SEEDS_BASE_IDX                                                               2
#define mmDCP2_DCP_FP_CONVERTED_FIELD                                                                  0x09a8
#define mmDCP2_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2
#define mmDCP2_CUR_CONTROL                                                                             0x09a9
#define mmDCP2_CUR_CONTROL_BASE_IDX                                                                    2
#define mmDCP2_CUR_SURFACE_ADDRESS                                                                     0x09aa
#define mmDCP2_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2
#define mmDCP2_CUR_SIZE                                                                                0x09ab
#define mmDCP2_CUR_SIZE_BASE_IDX                                                                       2
#define mmDCP2_CUR_SURFACE_ADDRESS_HIGH                                                                0x09ac
#define mmDCP2_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2
#define mmDCP2_CUR_POSITION                                                                            0x09ad
#define mmDCP2_CUR_POSITION_BASE_IDX                                                                   2
#define mmDCP2_CUR_HOT_SPOT                                                                            0x09ae
#define mmDCP2_CUR_HOT_SPOT_BASE_IDX                                                                   2
#define mmDCP2_CUR_COLOR1                                                                              0x09af
#define mmDCP2_CUR_COLOR1_BASE_IDX                                                                     2
#define mmDCP2_CUR_COLOR2                                                                              0x09b0
#define mmDCP2_CUR_COLOR2_BASE_IDX                                                                     2
#define mmDCP2_CUR_UPDATE                                                                              0x09b1
#define mmDCP2_CUR_UPDATE_BASE_IDX                                                                     2
#define mmDCP2_CUR_REQUEST_FILTER_CNTL                                                                 0x09bb
#define mmDCP2_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2
#define mmDCP2_CUR_STEREO_CONTROL                                                                      0x09bc
#define mmDCP2_CUR_STEREO_CONTROL_BASE_IDX                                                             2
#define mmDCP2_DC_LUT_RW_MODE                                                                          0x09be
#define mmDCP2_DC_LUT_RW_MODE_BASE_IDX                                                                 2
#define mmDCP2_DC_LUT_RW_INDEX                                                                         0x09bf
#define mmDCP2_DC_LUT_RW_INDEX_BASE_IDX                                                                2
#define mmDCP2_DC_LUT_SEQ_COLOR                                                                        0x09c0
#define mmDCP2_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2
#define mmDCP2_DC_LUT_PWL_DATA                                                                         0x09c1
#define mmDCP2_DC_LUT_PWL_DATA_BASE_IDX                                                                2
#define mmDCP2_DC_LUT_30_COLOR                                                                         0x09c2
#define mmDCP2_DC_LUT_30_COLOR_BASE_IDX                                                                2
#define mmDCP2_DC_LUT_VGA_ACCESS_ENABLE                                                                0x09c3
#define mmDCP2_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2
#define mmDCP2_DC_LUT_WRITE_EN_MASK                                                                    0x09c4
#define mmDCP2_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2
#define mmDCP2_DC_LUT_AUTOFILL                                                                         0x09c5
#define mmDCP2_DC_LUT_AUTOFILL_BASE_IDX                                                                2
#define mmDCP2_DC_LUT_CONTROL                                                                          0x09c6
#define mmDCP2_DC_LUT_CONTROL_BASE_IDX                                                                 2
#define mmDCP2_DC_LUT_BLACK_OFFSET_BLUE                                                                0x09c7
#define mmDCP2_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP2_DC_LUT_BLACK_OFFSET_GREEN                                                               0x09c8
#define mmDCP2_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP2_DC_LUT_BLACK_OFFSET_RED                                                                 0x09c9
#define mmDCP2_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP2_DC_LUT_WHITE_OFFSET_BLUE                                                                0x09ca
#define mmDCP2_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP2_DC_LUT_WHITE_OFFSET_GREEN                                                               0x09cb
#define mmDCP2_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP2_DC_LUT_WHITE_OFFSET_RED                                                                 0x09cc
#define mmDCP2_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP2_DCP_CRC_CONTROL                                                                         0x09cd
#define mmDCP2_DCP_CRC_CONTROL_BASE_IDX                                                                2
#define mmDCP2_DCP_CRC_MASK                                                                            0x09ce
#define mmDCP2_DCP_CRC_MASK_BASE_IDX                                                                   2
#define mmDCP2_DCP_CRC_CURRENT                                                                         0x09cf
#define mmDCP2_DCP_CRC_CURRENT_BASE_IDX                                                                2
#define mmDCP2_DVMM_PTE_CONTROL                                                                        0x09d0
#define mmDCP2_DVMM_PTE_CONTROL_BASE_IDX                                                               2
#define mmDCP2_DCP_CRC_LAST                                                                            0x09d1
#define mmDCP2_DCP_CRC_LAST_BASE_IDX                                                                   2
#define mmDCP2_DVMM_PTE_ARB_CONTROL                                                                    0x09d2
#define mmDCP2_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2
#define mmDCP2_GRPH_FLIP_RATE_CNTL                                                                     0x09d4
#define mmDCP2_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2
#define mmDCP2_DCP_GSL_CONTROL                                                                         0x09d5
#define mmDCP2_DCP_GSL_CONTROL_BASE_IDX                                                                2
#define mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x09d6
#define mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2
#define mmDCP2_GRPH_STEREOSYNC_FLIP                                                                    0x09dc
#define mmDCP2_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2
#define mmDCP2_HW_ROTATION                                                                             0x09de
#define mmDCP2_HW_ROTATION_BASE_IDX                                                                    2
#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x09df
#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2
#define mmDCP2_REGAMMA_CONTROL                                                                         0x09e0
#define mmDCP2_REGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP2_REGAMMA_LUT_INDEX                                                                       0x09e1
#define mmDCP2_REGAMMA_LUT_INDEX_BASE_IDX                                                              2
#define mmDCP2_REGAMMA_LUT_DATA                                                                        0x09e2
#define mmDCP2_REGAMMA_LUT_DATA_BASE_IDX                                                               2
#define mmDCP2_REGAMMA_LUT_WRITE_EN_MASK                                                               0x09e3
#define mmDCP2_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2
#define mmDCP2_REGAMMA_CNTLA_START_CNTL                                                                0x09e4
#define mmDCP2_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x09e5
#define mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLA_END_CNTL1                                                                 0x09e6
#define mmDCP2_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2
#define mmDCP2_REGAMMA_CNTLA_END_CNTL2                                                                 0x09e7
#define mmDCP2_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2
#define mmDCP2_REGAMMA_CNTLA_REGION_0_1                                                                0x09e8
#define mmDCP2_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLA_REGION_2_3                                                                0x09e9
#define mmDCP2_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLA_REGION_4_5                                                                0x09ea
#define mmDCP2_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLA_REGION_6_7                                                                0x09eb
#define mmDCP2_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLA_REGION_8_9                                                                0x09ec
#define mmDCP2_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLA_REGION_10_11                                                              0x09ed
#define mmDCP2_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2
#define mmDCP2_REGAMMA_CNTLA_REGION_12_13                                                              0x09ee
#define mmDCP2_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2
#define mmDCP2_REGAMMA_CNTLA_REGION_14_15                                                              0x09ef
#define mmDCP2_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2
#define mmDCP2_REGAMMA_CNTLB_START_CNTL                                                                0x09f0
#define mmDCP2_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x09f1
#define mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLB_END_CNTL1                                                                 0x09f2
#define mmDCP2_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2
#define mmDCP2_REGAMMA_CNTLB_END_CNTL2                                                                 0x09f3
#define mmDCP2_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2
#define mmDCP2_REGAMMA_CNTLB_REGION_0_1                                                                0x09f4
#define mmDCP2_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLB_REGION_2_3                                                                0x09f5
#define mmDCP2_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLB_REGION_4_5                                                                0x09f6
#define mmDCP2_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLB_REGION_6_7                                                                0x09f7
#define mmDCP2_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLB_REGION_8_9                                                                0x09f8
#define mmDCP2_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2
#define mmDCP2_REGAMMA_CNTLB_REGION_10_11                                                              0x09f9
#define mmDCP2_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2
#define mmDCP2_REGAMMA_CNTLB_REGION_12_13                                                              0x09fa
#define mmDCP2_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2
#define mmDCP2_REGAMMA_CNTLB_REGION_14_15                                                              0x09fb
#define mmDCP2_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2
#define mmDCP2_ALPHA_CONTROL                                                                           0x09fc
#define mmDCP2_ALPHA_CONTROL_BASE_IDX                                                                  2
#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x09fd
#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2
#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x09fe
#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2
#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x09ff
#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2
#define mmDCP2_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0a00
#define mmDCP2_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2
#define mmDCP2_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0a01
#define mmDCP2_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2
#define mmDCP2_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0a02
#define mmDCP2_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2
#define mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0a03
#define mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2


// addressBlock: dce_dc_lb2_dispdec
// base address: 0x1000
#define mmLB2_LB_DATA_FORMAT                                                                           0x0a1a
#define mmLB2_LB_DATA_FORMAT_BASE_IDX                                                                  2
#define mmLB2_LB_MEMORY_CTRL                                                                           0x0a1b
#define mmLB2_LB_MEMORY_CTRL_BASE_IDX                                                                  2
#define mmLB2_LB_MEMORY_SIZE_STATUS                                                                    0x0a1c
#define mmLB2_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2
#define mmLB2_LB_DESKTOP_HEIGHT                                                                        0x0a1d
#define mmLB2_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2
#define mmLB2_LB_VLINE_START_END                                                                       0x0a1e
#define mmLB2_LB_VLINE_START_END_BASE_IDX                                                              2
#define mmLB2_LB_VLINE2_START_END                                                                      0x0a1f
#define mmLB2_LB_VLINE2_START_END_BASE_IDX                                                             2
#define mmLB2_LB_V_COUNTER                                                                             0x0a20
#define mmLB2_LB_V_COUNTER_BASE_IDX                                                                    2
#define mmLB2_LB_SNAPSHOT_V_COUNTER                                                                    0x0a21
#define mmLB2_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2
#define mmLB2_LB_INTERRUPT_MASK                                                                        0x0a22
#define mmLB2_LB_INTERRUPT_MASK_BASE_IDX                                                               2
#define mmLB2_LB_VLINE_STATUS                                                                          0x0a23
#define mmLB2_LB_VLINE_STATUS_BASE_IDX                                                                 2
#define mmLB2_LB_VLINE2_STATUS                                                                         0x0a24
#define mmLB2_LB_VLINE2_STATUS_BASE_IDX                                                                2
#define mmLB2_LB_VBLANK_STATUS                                                                         0x0a25
#define mmLB2_LB_VBLANK_STATUS_BASE_IDX                                                                2
#define mmLB2_LB_SYNC_RESET_SEL                                                                        0x0a26
#define mmLB2_LB_SYNC_RESET_SEL_BASE_IDX                                                               2
#define mmLB2_LB_BLACK_KEYER_R_CR                                                                      0x0a27
#define mmLB2_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2
#define mmLB2_LB_BLACK_KEYER_G_Y                                                                       0x0a28
#define mmLB2_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2
#define mmLB2_LB_BLACK_KEYER_B_CB                                                                      0x0a29
#define mmLB2_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2
#define mmLB2_LB_KEYER_COLOR_CTRL                                                                      0x0a2a
#define mmLB2_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2
#define mmLB2_LB_KEYER_COLOR_R_CR                                                                      0x0a2b
#define mmLB2_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2
#define mmLB2_LB_KEYER_COLOR_G_Y                                                                       0x0a2c
#define mmLB2_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2
#define mmLB2_LB_KEYER_COLOR_B_CB                                                                      0x0a2d
#define mmLB2_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2
#define mmLB2_LB_KEYER_COLOR_REP_R_CR                                                                  0x0a2e
#define mmLB2_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2
#define mmLB2_LB_KEYER_COLOR_REP_G_Y                                                                   0x0a2f
#define mmLB2_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2
#define mmLB2_LB_KEYER_COLOR_REP_B_CB                                                                  0x0a30
#define mmLB2_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2
#define mmLB2_LB_BUFFER_LEVEL_STATUS                                                                   0x0a31
#define mmLB2_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2
#define mmLB2_LB_BUFFER_URGENCY_CTRL                                                                   0x0a32
#define mmLB2_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2
#define mmLB2_LB_BUFFER_URGENCY_STATUS                                                                 0x0a33
#define mmLB2_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2
#define mmLB2_LB_BUFFER_STATUS                                                                         0x0a34
#define mmLB2_LB_BUFFER_STATUS_BASE_IDX                                                                2
#define mmLB2_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0a35
#define mmLB2_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2
#define mmLB2_MVP_AFR_FLIP_MODE                                                                        0x0a36
#define mmLB2_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2
#define mmLB2_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0a37
#define mmLB2_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2
#define mmLB2_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0a38
#define mmLB2_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2
#define mmLB2_DC_MVP_LB_CONTROL                                                                        0x0a39
#define mmLB2_DC_MVP_LB_CONTROL_BASE_IDX                                                               2


// addressBlock: dce_dc_dcfe2_dispdec
// base address: 0x1000
#define mmDCFE2_DCFE_CLOCK_CONTROL                                                                     0x0a5a
#define mmDCFE2_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2
#define mmDCFE2_DCFE_SOFT_RESET                                                                        0x0a5b
#define mmDCFE2_DCFE_SOFT_RESET_BASE_IDX                                                               2
#define mmDCFE2_DCFE_MEM_PWR_CTRL                                                                      0x0a5d
#define mmDCFE2_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2
#define mmDCFE2_DCFE_MEM_PWR_CTRL2                                                                     0x0a5e
#define mmDCFE2_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2
#define mmDCFE2_DCFE_MEM_PWR_STATUS                                                                    0x0a5f
#define mmDCFE2_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2
#define mmDCFE2_DCFE_MISC                                                                              0x0a60
#define mmDCFE2_DCFE_MISC_BASE_IDX                                                                     2
#define mmDCFE2_DCFE_FLUSH                                                                             0x0a61
#define mmDCFE2_DCFE_FLUSH_BASE_IDX                                                                    2


// addressBlock: dce_dc_dc_perfmon5_dispdec
// base address: 0x2938
#define mmDC_PERFMON5_PERFCOUNTER_CNTL                                                                 0x0a6e
#define mmDC_PERFMON5_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON5_PERFCOUNTER_CNTL2                                                                0x0a6f
#define mmDC_PERFMON5_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON5_PERFCOUNTER_STATE                                                                0x0a70
#define mmDC_PERFMON5_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON5_PERFMON_CNTL                                                                     0x0a71
#define mmDC_PERFMON5_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON5_PERFMON_CNTL2                                                                    0x0a72
#define mmDC_PERFMON5_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC                                                          0x0a73
#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON5_PERFMON_CVALUE_LOW                                                               0x0a74
#define mmDC_PERFMON5_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON5_PERFMON_HI                                                                       0x0a75
#define mmDC_PERFMON5_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON5_PERFMON_LOW                                                                      0x0a76
#define mmDC_PERFMON5_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_dmif_pg2_dispdec
// base address: 0x1000
#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x0a7a
#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2
#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x0a7b
#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2
#define mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL                                                          0x0a7c
#define mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL                                                            0x0a7d
#define mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG2_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x0a7e
#define mmDMIF_PG2_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2
#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL                                                            0x0a7f
#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL2                                                           0x0a80
#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2
#define mmDMIF_PG2_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0a81
#define mmDMIF_PG2_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG2_DPG_REPEATER_PROGRAM                                                                0x0a82
#define mmDMIF_PG2_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2
#define mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL                                                               0x0a86
#define mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2
#define mmDMIF_PG2_DPG_DVMM_STATUS                                                                     0x0a87
#define mmDMIF_PG2_DPG_DVMM_STATUS_BASE_IDX                                                            2


// addressBlock: dce_dc_scl2_dispdec
// base address: 0x1000
#define mmSCL2_SCL_COEF_RAM_SELECT                                                                     0x0a9a
#define mmSCL2_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2
#define mmSCL2_SCL_COEF_RAM_TAP_DATA                                                                   0x0a9b
#define mmSCL2_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2
#define mmSCL2_SCL_MODE                                                                                0x0a9c
#define mmSCL2_SCL_MODE_BASE_IDX                                                                       2
#define mmSCL2_SCL_TAP_CONTROL                                                                         0x0a9d
#define mmSCL2_SCL_TAP_CONTROL_BASE_IDX                                                                2
#define mmSCL2_SCL_CONTROL                                                                             0x0a9e
#define mmSCL2_SCL_CONTROL_BASE_IDX                                                                    2
#define mmSCL2_SCL_BYPASS_CONTROL                                                                      0x0a9f
#define mmSCL2_SCL_BYPASS_CONTROL_BASE_IDX                                                             2
#define mmSCL2_SCL_MANUAL_REPLICATE_CONTROL                                                            0x0aa0
#define mmSCL2_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2
#define mmSCL2_SCL_AUTOMATIC_MODE_CONTROL                                                              0x0aa1
#define mmSCL2_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2
#define mmSCL2_SCL_HORZ_FILTER_CONTROL                                                                 0x0aa2
#define mmSCL2_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x0aa3
#define mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL2_SCL_HORZ_FILTER_INIT                                                                    0x0aa4
#define mmSCL2_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL2_SCL_VERT_FILTER_CONTROL                                                                 0x0aa5
#define mmSCL2_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL2_SCL_VERT_FILTER_SCALE_RATIO                                                             0x0aa6
#define mmSCL2_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL2_SCL_VERT_FILTER_INIT                                                                    0x0aa7
#define mmSCL2_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL2_SCL_VERT_FILTER_INIT_BOT                                                                0x0aa8
#define mmSCL2_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2
#define mmSCL2_SCL_ROUND_OFFSET                                                                        0x0aa9
#define mmSCL2_SCL_ROUND_OFFSET_BASE_IDX                                                               2
#define mmSCL2_SCL_UPDATE                                                                              0x0aaa
#define mmSCL2_SCL_UPDATE_BASE_IDX                                                                     2
#define mmSCL2_SCL_F_SHARP_CONTROL                                                                     0x0aab
#define mmSCL2_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2
#define mmSCL2_SCL_ALU_CONTROL                                                                         0x0aac
#define mmSCL2_SCL_ALU_CONTROL_BASE_IDX                                                                2
#define mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x0aad
#define mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2
#define mmSCL2_VIEWPORT_START_SECONDARY                                                                0x0aae
#define mmSCL2_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2
#define mmSCL2_VIEWPORT_START                                                                          0x0aaf
#define mmSCL2_VIEWPORT_START_BASE_IDX                                                                 2
#define mmSCL2_VIEWPORT_SIZE                                                                           0x0ab0
#define mmSCL2_VIEWPORT_SIZE_BASE_IDX                                                                  2
#define mmSCL2_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x0ab1
#define mmSCL2_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2
#define mmSCL2_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x0ab2
#define mmSCL2_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2
#define mmSCL2_SCL_MODE_CHANGE_DET1                                                                    0x0ab3
#define mmSCL2_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2
#define mmSCL2_SCL_MODE_CHANGE_DET2                                                                    0x0ab4
#define mmSCL2_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2
#define mmSCL2_SCL_MODE_CHANGE_DET3                                                                    0x0ab5
#define mmSCL2_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2
#define mmSCL2_SCL_MODE_CHANGE_MASK                                                                    0x0ab6
#define mmSCL2_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2


// addressBlock: dce_dc_blnd2_dispdec
// base address: 0x1000
#define mmBLND2_BLND_CONTROL                                                                           0x0ac7
#define mmBLND2_BLND_CONTROL_BASE_IDX                                                                  2
#define mmBLND2_BLND_SM_CONTROL2                                                                       0x0ac8
#define mmBLND2_BLND_SM_CONTROL2_BASE_IDX                                                              2
#define mmBLND2_BLND_CONTROL2                                                                          0x0ac9
#define mmBLND2_BLND_CONTROL2_BASE_IDX                                                                 2
#define mmBLND2_BLND_UPDATE                                                                            0x0aca
#define mmBLND2_BLND_UPDATE_BASE_IDX                                                                   2
#define mmBLND2_BLND_UNDERFLOW_INTERRUPT                                                               0x0acb
#define mmBLND2_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2
#define mmBLND2_BLND_V_UPDATE_LOCK                                                                     0x0acc
#define mmBLND2_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2
#define mmBLND2_BLND_REG_UPDATE_STATUS                                                                 0x0acd
#define mmBLND2_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2


// addressBlock: dce_dc_crtc2_dispdec
// base address: 0x1000
#define mmCRTC2_CRTC_H_BLANK_EARLY_NUM                                                                 0x0ad2
#define mmCRTC2_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2
#define mmCRTC2_CRTC_H_TOTAL                                                                           0x0ad3
#define mmCRTC2_CRTC_H_TOTAL_BASE_IDX                                                                  2
#define mmCRTC2_CRTC_H_BLANK_START_END                                                                 0x0ad4
#define mmCRTC2_CRTC_H_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC2_CRTC_H_SYNC_A                                                                          0x0ad5
#define mmCRTC2_CRTC_H_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC2_CRTC_H_SYNC_A_CNTL                                                                     0x0ad6
#define mmCRTC2_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC2_CRTC_H_SYNC_B                                                                          0x0ad7
#define mmCRTC2_CRTC_H_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC2_CRTC_H_SYNC_B_CNTL                                                                     0x0ad8
#define mmCRTC2_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC2_CRTC_VBI_END                                                                           0x0ad9
#define mmCRTC2_CRTC_VBI_END_BASE_IDX                                                                  2
#define mmCRTC2_CRTC_V_TOTAL                                                                           0x0ada
#define mmCRTC2_CRTC_V_TOTAL_BASE_IDX                                                                  2
#define mmCRTC2_CRTC_V_TOTAL_MIN                                                                       0x0adb
#define mmCRTC2_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2
#define mmCRTC2_CRTC_V_TOTAL_MAX                                                                       0x0adc
#define mmCRTC2_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2
#define mmCRTC2_CRTC_V_TOTAL_CONTROL                                                                   0x0add
#define mmCRTC2_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2
#define mmCRTC2_CRTC_V_TOTAL_INT_STATUS                                                                0x0ade
#define mmCRTC2_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2
#define mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS                                                              0x0adf
#define mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2
#define mmCRTC2_CRTC_V_BLANK_START_END                                                                 0x0ae0
#define mmCRTC2_CRTC_V_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC2_CRTC_V_SYNC_A                                                                          0x0ae1
#define mmCRTC2_CRTC_V_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC2_CRTC_V_SYNC_A_CNTL                                                                     0x0ae2
#define mmCRTC2_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC2_CRTC_V_SYNC_B                                                                          0x0ae3
#define mmCRTC2_CRTC_V_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC2_CRTC_V_SYNC_B_CNTL                                                                     0x0ae4
#define mmCRTC2_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC2_CRTC_DTMTEST_CNTL                                                                      0x0ae5
#define mmCRTC2_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2
#define mmCRTC2_CRTC_DTMTEST_STATUS_POSITION                                                           0x0ae6
#define mmCRTC2_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2
#define mmCRTC2_CRTC_TRIGA_CNTL                                                                        0x0ae7
#define mmCRTC2_CRTC_TRIGA_CNTL_BASE_IDX                                                               2
#define mmCRTC2_CRTC_TRIGA_MANUAL_TRIG                                                                 0x0ae8
#define mmCRTC2_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC2_CRTC_TRIGB_CNTL                                                                        0x0ae9
#define mmCRTC2_CRTC_TRIGB_CNTL_BASE_IDX                                                               2
#define mmCRTC2_CRTC_TRIGB_MANUAL_TRIG                                                                 0x0aea
#define mmCRTC2_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x0aeb
#define mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2
#define mmCRTC2_CRTC_FLOW_CONTROL                                                                      0x0aec
#define mmCRTC2_CRTC_FLOW_CONTROL_BASE_IDX                                                             2
#define mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x0aed
#define mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2
#define mmCRTC2_CRTC_AVSYNC_COUNTER                                                                    0x0aee
#define mmCRTC2_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2
#define mmCRTC2_CRTC_CONTROL                                                                           0x0aef
#define mmCRTC2_CRTC_CONTROL_BASE_IDX                                                                  2
#define mmCRTC2_CRTC_BLANK_CONTROL                                                                     0x0af0
#define mmCRTC2_CRTC_BLANK_CONTROL_BASE_IDX                                                            2
#define mmCRTC2_CRTC_INTERLACE_CONTROL                                                                 0x0af1
#define mmCRTC2_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2
#define mmCRTC2_CRTC_INTERLACE_STATUS                                                                  0x0af2
#define mmCRTC2_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2
#define mmCRTC2_CRTC_FIELD_INDICATION_CONTROL                                                          0x0af3
#define mmCRTC2_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2
#define mmCRTC2_CRTC_PIXEL_DATA_READBACK0                                                              0x0af4
#define mmCRTC2_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2
#define mmCRTC2_CRTC_PIXEL_DATA_READBACK1                                                              0x0af5
#define mmCRTC2_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2
#define mmCRTC2_CRTC_STATUS                                                                            0x0af6
#define mmCRTC2_CRTC_STATUS_BASE_IDX                                                                   2
#define mmCRTC2_CRTC_STATUS_POSITION                                                                   0x0af7
#define mmCRTC2_CRTC_STATUS_POSITION_BASE_IDX                                                          2
#define mmCRTC2_CRTC_NOM_VERT_POSITION                                                                 0x0af8
#define mmCRTC2_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2
#define mmCRTC2_CRTC_STATUS_FRAME_COUNT                                                                0x0af9
#define mmCRTC2_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2
#define mmCRTC2_CRTC_STATUS_VF_COUNT                                                                   0x0afa
#define mmCRTC2_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2
#define mmCRTC2_CRTC_STATUS_HV_COUNT                                                                   0x0afb
#define mmCRTC2_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2
#define mmCRTC2_CRTC_COUNT_CONTROL                                                                     0x0afc
#define mmCRTC2_CRTC_COUNT_CONTROL_BASE_IDX                                                            2
#define mmCRTC2_CRTC_COUNT_RESET                                                                       0x0afd
#define mmCRTC2_CRTC_COUNT_RESET_BASE_IDX                                                              2
#define mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x0afe
#define mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2
#define mmCRTC2_CRTC_VERT_SYNC_CONTROL                                                                 0x0aff
#define mmCRTC2_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2
#define mmCRTC2_CRTC_STEREO_STATUS                                                                     0x0b00
#define mmCRTC2_CRTC_STEREO_STATUS_BASE_IDX                                                            2
#define mmCRTC2_CRTC_STEREO_CONTROL                                                                    0x0b01
#define mmCRTC2_CRTC_STEREO_CONTROL_BASE_IDX                                                           2
#define mmCRTC2_CRTC_SNAPSHOT_STATUS                                                                   0x0b02
#define mmCRTC2_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2
#define mmCRTC2_CRTC_SNAPSHOT_CONTROL                                                                  0x0b03
#define mmCRTC2_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2
#define mmCRTC2_CRTC_SNAPSHOT_POSITION                                                                 0x0b04
#define mmCRTC2_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2
#define mmCRTC2_CRTC_SNAPSHOT_FRAME                                                                    0x0b05
#define mmCRTC2_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2
#define mmCRTC2_CRTC_START_LINE_CONTROL                                                                0x0b06
#define mmCRTC2_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2
#define mmCRTC2_CRTC_INTERRUPT_CONTROL                                                                 0x0b07
#define mmCRTC2_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2
#define mmCRTC2_CRTC_UPDATE_LOCK                                                                       0x0b08
#define mmCRTC2_CRTC_UPDATE_LOCK_BASE_IDX                                                              2
#define mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0b09
#define mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2
#define mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x0b0a
#define mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2
#define mmCRTC2_CRTC_TEST_PATTERN_CONTROL                                                              0x0b0b
#define mmCRTC2_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2
#define mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS                                                           0x0b0c
#define mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2
#define mmCRTC2_CRTC_TEST_PATTERN_COLOR                                                                0x0b0d
#define mmCRTC2_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2
#define mmCRTC2_CRTC_MASTER_UPDATE_LOCK                                                                0x0b0e
#define mmCRTC2_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2
#define mmCRTC2_CRTC_MASTER_UPDATE_MODE                                                                0x0b0f
#define mmCRTC2_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2
#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0b10
#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2
#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0b11
#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2
#define mmCRTC2_CRTC_MVP_STATUS                                                                        0x0b12
#define mmCRTC2_CRTC_MVP_STATUS_BASE_IDX                                                               2
#define mmCRTC2_CRTC_MASTER_EN                                                                         0x0b13
#define mmCRTC2_CRTC_MASTER_EN_BASE_IDX                                                                2
#define mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0b14
#define mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2
#define mmCRTC2_CRTC_V_UPDATE_INT_STATUS                                                               0x0b15
#define mmCRTC2_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2
#define mmCRTC2_CRTC_OVERSCAN_COLOR                                                                    0x0b17
#define mmCRTC2_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2
#define mmCRTC2_CRTC_OVERSCAN_COLOR_EXT                                                                0x0b18
#define mmCRTC2_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2
#define mmCRTC2_CRTC_BLANK_DATA_COLOR                                                                  0x0b19
#define mmCRTC2_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2
#define mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT                                                              0x0b1a
#define mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2
#define mmCRTC2_CRTC_BLACK_COLOR                                                                       0x0b1b
#define mmCRTC2_CRTC_BLACK_COLOR_BASE_IDX                                                              2
#define mmCRTC2_CRTC_BLACK_COLOR_EXT                                                                   0x0b1c
#define mmCRTC2_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x0b1d
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x0b1e
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x0b1f
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0b20
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0b21
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0b22
#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2
#define mmCRTC2_CRTC_CRC_CNTL                                                                          0x0b23
#define mmCRTC2_CRTC_CRC_CNTL_BASE_IDX                                                                 2
#define mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0b24
#define mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0b25
#define mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0b26
#define mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0b27
#define mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC2_CRTC_CRC0_DATA_RG                                                                      0x0b28
#define mmCRTC2_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2
#define mmCRTC2_CRTC_CRC0_DATA_B                                                                       0x0b29
#define mmCRTC2_CRTC_CRC0_DATA_B_BASE_IDX                                                              2
#define mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x0b2a
#define mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x0b2b
#define mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x0b2c
#define mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x0b2d
#define mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC2_CRTC_CRC1_DATA_RG                                                                      0x0b2e
#define mmCRTC2_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2
#define mmCRTC2_CRTC_CRC1_DATA_B                                                                       0x0b2f
#define mmCRTC2_CRTC_CRC1_DATA_B_BASE_IDX                                                              2
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0b30
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0b31
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0b32
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0b33
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0b34
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0b35
#define mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2
#define mmCRTC2_CRTC_STATIC_SCREEN_CONTROL                                                             0x0b36
#define mmCRTC2_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2
#define mmCRTC2_CRTC_3D_STRUCTURE_CONTROL                                                              0x0b37
#define mmCRTC2_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2
#define mmCRTC2_CRTC_GSL_VSYNC_GAP                                                                     0x0b38
#define mmCRTC2_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2
#define mmCRTC2_CRTC_GSL_WINDOW                                                                        0x0b39
#define mmCRTC2_CRTC_GSL_WINDOW_BASE_IDX                                                               2
#define mmCRTC2_CRTC_GSL_CONTROL                                                                       0x0b3a
#define mmCRTC2_CRTC_GSL_CONTROL_BASE_IDX                                                              2
#define mmCRTC2_CRTC_RANGE_TIMING_INT_STATUS                                                           0x0b3d
#define mmCRTC2_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2
#define mmCRTC2_CRTC_DRR_CONTROL                                                                       0x0b3e
#define mmCRTC2_CRTC_DRR_CONTROL_BASE_IDX                                                              2


// addressBlock: dce_dc_fmt2_dispdec
// base address: 0x1000
#define mmFMT2_FMT_CLAMP_COMPONENT_R                                                                   0x0b42
#define mmFMT2_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2
#define mmFMT2_FMT_CLAMP_COMPONENT_G                                                                   0x0b43
#define mmFMT2_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2
#define mmFMT2_FMT_CLAMP_COMPONENT_B                                                                   0x0b44
#define mmFMT2_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2
#define mmFMT2_FMT_DYNAMIC_EXP_CNTL                                                                    0x0b45
#define mmFMT2_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2
#define mmFMT2_FMT_CONTROL                                                                             0x0b46
#define mmFMT2_FMT_CONTROL_BASE_IDX                                                                    2
#define mmFMT2_FMT_BIT_DEPTH_CONTROL                                                                   0x0b47
#define mmFMT2_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2
#define mmFMT2_FMT_DITHER_RAND_R_SEED                                                                  0x0b48
#define mmFMT2_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2
#define mmFMT2_FMT_DITHER_RAND_G_SEED                                                                  0x0b49
#define mmFMT2_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2
#define mmFMT2_FMT_DITHER_RAND_B_SEED                                                                  0x0b4a
#define mmFMT2_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2
#define mmFMT2_FMT_CLAMP_CNTL                                                                          0x0b4e
#define mmFMT2_FMT_CLAMP_CNTL_BASE_IDX                                                                 2
#define mmFMT2_FMT_CRC_CNTL                                                                            0x0b4f
#define mmFMT2_FMT_CRC_CNTL_BASE_IDX                                                                   2
#define mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0b50
#define mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2
#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0b51
#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2
#define mmFMT2_FMT_CRC_SIG_RED_GREEN                                                                   0x0b52
#define mmFMT2_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2
#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0b53
#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2
#define mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0b54
#define mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2
#define mmFMT2_FMT_420_HBLANK_EARLY_START                                                              0x0b55
#define mmFMT2_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2


// addressBlock: dce_dc_dcp3_dispdec
// base address: 0x1800
#define mmDCP3_GRPH_ENABLE                                                                             0x0b5a
#define mmDCP3_GRPH_ENABLE_BASE_IDX                                                                    2
#define mmDCP3_GRPH_CONTROL                                                                            0x0b5b
#define mmDCP3_GRPH_CONTROL_BASE_IDX                                                                   2
#define mmDCP3_GRPH_LUT_10BIT_BYPASS                                                                   0x0b5c
#define mmDCP3_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2
#define mmDCP3_GRPH_SWAP_CNTL                                                                          0x0b5d
#define mmDCP3_GRPH_SWAP_CNTL_BASE_IDX                                                                 2
#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x0b5e
#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2
#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x0b5f
#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2
#define mmDCP3_GRPH_PITCH                                                                              0x0b60
#define mmDCP3_GRPH_PITCH_BASE_IDX                                                                     2
#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0b61
#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2
#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0b62
#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2
#define mmDCP3_GRPH_SURFACE_OFFSET_X                                                                   0x0b63
#define mmDCP3_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2
#define mmDCP3_GRPH_SURFACE_OFFSET_Y                                                                   0x0b64
#define mmDCP3_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2
#define mmDCP3_GRPH_X_START                                                                            0x0b65
#define mmDCP3_GRPH_X_START_BASE_IDX                                                                   2
#define mmDCP3_GRPH_Y_START                                                                            0x0b66
#define mmDCP3_GRPH_Y_START_BASE_IDX                                                                   2
#define mmDCP3_GRPH_X_END                                                                              0x0b67
#define mmDCP3_GRPH_X_END_BASE_IDX                                                                     2
#define mmDCP3_GRPH_Y_END                                                                              0x0b68
#define mmDCP3_GRPH_Y_END_BASE_IDX                                                                     2
#define mmDCP3_INPUT_GAMMA_CONTROL                                                                     0x0b69
#define mmDCP3_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2
#define mmDCP3_GRPH_UPDATE                                                                             0x0b6a
#define mmDCP3_GRPH_UPDATE_BASE_IDX                                                                    2
#define mmDCP3_GRPH_FLIP_CONTROL                                                                       0x0b6b
#define mmDCP3_GRPH_FLIP_CONTROL_BASE_IDX                                                              2
#define mmDCP3_GRPH_SURFACE_ADDRESS_INUSE                                                              0x0b6c
#define mmDCP3_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2
#define mmDCP3_GRPH_DFQ_CONTROL                                                                        0x0b6d
#define mmDCP3_GRPH_DFQ_CONTROL_BASE_IDX                                                               2
#define mmDCP3_GRPH_DFQ_STATUS                                                                         0x0b6e
#define mmDCP3_GRPH_DFQ_STATUS_BASE_IDX                                                                2
#define mmDCP3_GRPH_INTERRUPT_STATUS                                                                   0x0b6f
#define mmDCP3_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDCP3_GRPH_INTERRUPT_CONTROL                                                                  0x0b70
#define mmDCP3_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2
#define mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0b71
#define mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2
#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0b72
#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2
#define mmDCP3_GRPH_COMPRESS_PITCH                                                                     0x0b73
#define mmDCP3_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2
#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0b74
#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2
#define mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0b75
#define mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2
#define mmDCP3_PRESCALE_GRPH_CONTROL                                                                   0x0b76
#define mmDCP3_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2
#define mmDCP3_PRESCALE_VALUES_GRPH_R                                                                  0x0b77
#define mmDCP3_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2
#define mmDCP3_PRESCALE_VALUES_GRPH_G                                                                  0x0b78
#define mmDCP3_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2
#define mmDCP3_PRESCALE_VALUES_GRPH_B                                                                  0x0b79
#define mmDCP3_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2
#define mmDCP3_INPUT_CSC_CONTROL                                                                       0x0b7a
#define mmDCP3_INPUT_CSC_CONTROL_BASE_IDX                                                              2
#define mmDCP3_INPUT_CSC_C11_C12                                                                       0x0b7b
#define mmDCP3_INPUT_CSC_C11_C12_BASE_IDX                                                              2
#define mmDCP3_INPUT_CSC_C13_C14                                                                       0x0b7c
#define mmDCP3_INPUT_CSC_C13_C14_BASE_IDX                                                              2
#define mmDCP3_INPUT_CSC_C21_C22                                                                       0x0b7d
#define mmDCP3_INPUT_CSC_C21_C22_BASE_IDX                                                              2
#define mmDCP3_INPUT_CSC_C23_C24                                                                       0x0b7e
#define mmDCP3_INPUT_CSC_C23_C24_BASE_IDX                                                              2
#define mmDCP3_INPUT_CSC_C31_C32                                                                       0x0b7f
#define mmDCP3_INPUT_CSC_C31_C32_BASE_IDX                                                              2
#define mmDCP3_INPUT_CSC_C33_C34                                                                       0x0b80
#define mmDCP3_INPUT_CSC_C33_C34_BASE_IDX                                                              2
#define mmDCP3_OUTPUT_CSC_CONTROL                                                                      0x0b81
#define mmDCP3_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2
#define mmDCP3_OUTPUT_CSC_C11_C12                                                                      0x0b82
#define mmDCP3_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2
#define mmDCP3_OUTPUT_CSC_C13_C14                                                                      0x0b83
#define mmDCP3_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2
#define mmDCP3_OUTPUT_CSC_C21_C22                                                                      0x0b84
#define mmDCP3_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2
#define mmDCP3_OUTPUT_CSC_C23_C24                                                                      0x0b85
#define mmDCP3_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2
#define mmDCP3_OUTPUT_CSC_C31_C32                                                                      0x0b86
#define mmDCP3_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2
#define mmDCP3_OUTPUT_CSC_C33_C34                                                                      0x0b87
#define mmDCP3_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2
#define mmDCP3_COMM_MATRIXA_TRANS_C11_C12                                                              0x0b88
#define mmDCP3_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXA_TRANS_C13_C14                                                              0x0b89
#define mmDCP3_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXA_TRANS_C21_C22                                                              0x0b8a
#define mmDCP3_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXA_TRANS_C23_C24                                                              0x0b8b
#define mmDCP3_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXA_TRANS_C31_C32                                                              0x0b8c
#define mmDCP3_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXA_TRANS_C33_C34                                                              0x0b8d
#define mmDCP3_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXB_TRANS_C11_C12                                                              0x0b8e
#define mmDCP3_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXB_TRANS_C13_C14                                                              0x0b8f
#define mmDCP3_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXB_TRANS_C21_C22                                                              0x0b90
#define mmDCP3_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXB_TRANS_C23_C24                                                              0x0b91
#define mmDCP3_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXB_TRANS_C31_C32                                                              0x0b92
#define mmDCP3_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP3_COMM_MATRIXB_TRANS_C33_C34                                                              0x0b93
#define mmDCP3_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP3_DENORM_CONTROL                                                                          0x0b94
#define mmDCP3_DENORM_CONTROL_BASE_IDX                                                                 2
#define mmDCP3_OUT_ROUND_CONTROL                                                                       0x0b95
#define mmDCP3_OUT_ROUND_CONTROL_BASE_IDX                                                              2
#define mmDCP3_OUT_CLAMP_CONTROL_R_CR                                                                  0x0b96
#define mmDCP3_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2
#define mmDCP3_OUT_CLAMP_CONTROL_G_Y                                                                   0x0b97
#define mmDCP3_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2
#define mmDCP3_OUT_CLAMP_CONTROL_B_CB                                                                  0x0b98
#define mmDCP3_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2
#define mmDCP3_KEY_CONTROL                                                                             0x0b99
#define mmDCP3_KEY_CONTROL_BASE_IDX                                                                    2
#define mmDCP3_KEY_RANGE_ALPHA                                                                         0x0b9a
#define mmDCP3_KEY_RANGE_ALPHA_BASE_IDX                                                                2
#define mmDCP3_KEY_RANGE_RED                                                                           0x0b9b
#define mmDCP3_KEY_RANGE_RED_BASE_IDX                                                                  2
#define mmDCP3_KEY_RANGE_GREEN                                                                         0x0b9c
#define mmDCP3_KEY_RANGE_GREEN_BASE_IDX                                                                2
#define mmDCP3_KEY_RANGE_BLUE                                                                          0x0b9d
#define mmDCP3_KEY_RANGE_BLUE_BASE_IDX                                                                 2
#define mmDCP3_DEGAMMA_CONTROL                                                                         0x0b9e
#define mmDCP3_DEGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP3_GAMUT_REMAP_CONTROL                                                                     0x0b9f
#define mmDCP3_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2
#define mmDCP3_GAMUT_REMAP_C11_C12                                                                     0x0ba0
#define mmDCP3_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2
#define mmDCP3_GAMUT_REMAP_C13_C14                                                                     0x0ba1
#define mmDCP3_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2
#define mmDCP3_GAMUT_REMAP_C21_C22                                                                     0x0ba2
#define mmDCP3_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2
#define mmDCP3_GAMUT_REMAP_C23_C24                                                                     0x0ba3
#define mmDCP3_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2
#define mmDCP3_GAMUT_REMAP_C31_C32                                                                     0x0ba4
#define mmDCP3_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2
#define mmDCP3_GAMUT_REMAP_C33_C34                                                                     0x0ba5
#define mmDCP3_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2
#define mmDCP3_DCP_SPATIAL_DITHER_CNTL                                                                 0x0ba6
#define mmDCP3_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2
#define mmDCP3_DCP_RANDOM_SEEDS                                                                        0x0ba7
#define mmDCP3_DCP_RANDOM_SEEDS_BASE_IDX                                                               2
#define mmDCP3_DCP_FP_CONVERTED_FIELD                                                                  0x0ba8
#define mmDCP3_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2
#define mmDCP3_CUR_CONTROL                                                                             0x0ba9
#define mmDCP3_CUR_CONTROL_BASE_IDX                                                                    2
#define mmDCP3_CUR_SURFACE_ADDRESS                                                                     0x0baa
#define mmDCP3_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2
#define mmDCP3_CUR_SIZE                                                                                0x0bab
#define mmDCP3_CUR_SIZE_BASE_IDX                                                                       2
#define mmDCP3_CUR_SURFACE_ADDRESS_HIGH                                                                0x0bac
#define mmDCP3_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2
#define mmDCP3_CUR_POSITION                                                                            0x0bad
#define mmDCP3_CUR_POSITION_BASE_IDX                                                                   2
#define mmDCP3_CUR_HOT_SPOT                                                                            0x0bae
#define mmDCP3_CUR_HOT_SPOT_BASE_IDX                                                                   2
#define mmDCP3_CUR_COLOR1                                                                              0x0baf
#define mmDCP3_CUR_COLOR1_BASE_IDX                                                                     2
#define mmDCP3_CUR_COLOR2                                                                              0x0bb0
#define mmDCP3_CUR_COLOR2_BASE_IDX                                                                     2
#define mmDCP3_CUR_UPDATE                                                                              0x0bb1
#define mmDCP3_CUR_UPDATE_BASE_IDX                                                                     2
#define mmDCP3_CUR_REQUEST_FILTER_CNTL                                                                 0x0bbb
#define mmDCP3_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2
#define mmDCP3_CUR_STEREO_CONTROL                                                                      0x0bbc
#define mmDCP3_CUR_STEREO_CONTROL_BASE_IDX                                                             2
#define mmDCP3_DC_LUT_RW_MODE                                                                          0x0bbe
#define mmDCP3_DC_LUT_RW_MODE_BASE_IDX                                                                 2
#define mmDCP3_DC_LUT_RW_INDEX                                                                         0x0bbf
#define mmDCP3_DC_LUT_RW_INDEX_BASE_IDX                                                                2
#define mmDCP3_DC_LUT_SEQ_COLOR                                                                        0x0bc0
#define mmDCP3_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2
#define mmDCP3_DC_LUT_PWL_DATA                                                                         0x0bc1
#define mmDCP3_DC_LUT_PWL_DATA_BASE_IDX                                                                2
#define mmDCP3_DC_LUT_30_COLOR                                                                         0x0bc2
#define mmDCP3_DC_LUT_30_COLOR_BASE_IDX                                                                2
#define mmDCP3_DC_LUT_VGA_ACCESS_ENABLE                                                                0x0bc3
#define mmDCP3_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2
#define mmDCP3_DC_LUT_WRITE_EN_MASK                                                                    0x0bc4
#define mmDCP3_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2
#define mmDCP3_DC_LUT_AUTOFILL                                                                         0x0bc5
#define mmDCP3_DC_LUT_AUTOFILL_BASE_IDX                                                                2
#define mmDCP3_DC_LUT_CONTROL                                                                          0x0bc6
#define mmDCP3_DC_LUT_CONTROL_BASE_IDX                                                                 2
#define mmDCP3_DC_LUT_BLACK_OFFSET_BLUE                                                                0x0bc7
#define mmDCP3_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP3_DC_LUT_BLACK_OFFSET_GREEN                                                               0x0bc8
#define mmDCP3_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP3_DC_LUT_BLACK_OFFSET_RED                                                                 0x0bc9
#define mmDCP3_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP3_DC_LUT_WHITE_OFFSET_BLUE                                                                0x0bca
#define mmDCP3_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP3_DC_LUT_WHITE_OFFSET_GREEN                                                               0x0bcb
#define mmDCP3_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP3_DC_LUT_WHITE_OFFSET_RED                                                                 0x0bcc
#define mmDCP3_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP3_DCP_CRC_CONTROL                                                                         0x0bcd
#define mmDCP3_DCP_CRC_CONTROL_BASE_IDX                                                                2
#define mmDCP3_DCP_CRC_MASK                                                                            0x0bce
#define mmDCP3_DCP_CRC_MASK_BASE_IDX                                                                   2
#define mmDCP3_DCP_CRC_CURRENT                                                                         0x0bcf
#define mmDCP3_DCP_CRC_CURRENT_BASE_IDX                                                                2
#define mmDCP3_DVMM_PTE_CONTROL                                                                        0x0bd0
#define mmDCP3_DVMM_PTE_CONTROL_BASE_IDX                                                               2
#define mmDCP3_DCP_CRC_LAST                                                                            0x0bd1
#define mmDCP3_DCP_CRC_LAST_BASE_IDX                                                                   2
#define mmDCP3_DVMM_PTE_ARB_CONTROL                                                                    0x0bd2
#define mmDCP3_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2
#define mmDCP3_GRPH_FLIP_RATE_CNTL                                                                     0x0bd4
#define mmDCP3_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2
#define mmDCP3_DCP_GSL_CONTROL                                                                         0x0bd5
#define mmDCP3_DCP_GSL_CONTROL_BASE_IDX                                                                2
#define mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x0bd6
#define mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2
#define mmDCP3_GRPH_STEREOSYNC_FLIP                                                                    0x0bdc
#define mmDCP3_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2
#define mmDCP3_HW_ROTATION                                                                             0x0bde
#define mmDCP3_HW_ROTATION_BASE_IDX                                                                    2
#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x0bdf
#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2
#define mmDCP3_REGAMMA_CONTROL                                                                         0x0be0
#define mmDCP3_REGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP3_REGAMMA_LUT_INDEX                                                                       0x0be1
#define mmDCP3_REGAMMA_LUT_INDEX_BASE_IDX                                                              2
#define mmDCP3_REGAMMA_LUT_DATA                                                                        0x0be2
#define mmDCP3_REGAMMA_LUT_DATA_BASE_IDX                                                               2
#define mmDCP3_REGAMMA_LUT_WRITE_EN_MASK                                                               0x0be3
#define mmDCP3_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2
#define mmDCP3_REGAMMA_CNTLA_START_CNTL                                                                0x0be4
#define mmDCP3_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x0be5
#define mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLA_END_CNTL1                                                                 0x0be6
#define mmDCP3_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2
#define mmDCP3_REGAMMA_CNTLA_END_CNTL2                                                                 0x0be7
#define mmDCP3_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2
#define mmDCP3_REGAMMA_CNTLA_REGION_0_1                                                                0x0be8
#define mmDCP3_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLA_REGION_2_3                                                                0x0be9
#define mmDCP3_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLA_REGION_4_5                                                                0x0bea
#define mmDCP3_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLA_REGION_6_7                                                                0x0beb
#define mmDCP3_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLA_REGION_8_9                                                                0x0bec
#define mmDCP3_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLA_REGION_10_11                                                              0x0bed
#define mmDCP3_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2
#define mmDCP3_REGAMMA_CNTLA_REGION_12_13                                                              0x0bee
#define mmDCP3_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2
#define mmDCP3_REGAMMA_CNTLA_REGION_14_15                                                              0x0bef
#define mmDCP3_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2
#define mmDCP3_REGAMMA_CNTLB_START_CNTL                                                                0x0bf0
#define mmDCP3_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x0bf1
#define mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLB_END_CNTL1                                                                 0x0bf2
#define mmDCP3_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2
#define mmDCP3_REGAMMA_CNTLB_END_CNTL2                                                                 0x0bf3
#define mmDCP3_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2
#define mmDCP3_REGAMMA_CNTLB_REGION_0_1                                                                0x0bf4
#define mmDCP3_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLB_REGION_2_3                                                                0x0bf5
#define mmDCP3_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLB_REGION_4_5                                                                0x0bf6
#define mmDCP3_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLB_REGION_6_7                                                                0x0bf7
#define mmDCP3_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLB_REGION_8_9                                                                0x0bf8
#define mmDCP3_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2
#define mmDCP3_REGAMMA_CNTLB_REGION_10_11                                                              0x0bf9
#define mmDCP3_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2
#define mmDCP3_REGAMMA_CNTLB_REGION_12_13                                                              0x0bfa
#define mmDCP3_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2
#define mmDCP3_REGAMMA_CNTLB_REGION_14_15                                                              0x0bfb
#define mmDCP3_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2
#define mmDCP3_ALPHA_CONTROL                                                                           0x0bfc
#define mmDCP3_ALPHA_CONTROL_BASE_IDX                                                                  2
#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x0bfd
#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2
#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x0bfe
#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2
#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x0bff
#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2
#define mmDCP3_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0c00
#define mmDCP3_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2
#define mmDCP3_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0c01
#define mmDCP3_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2
#define mmDCP3_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0c02
#define mmDCP3_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2
#define mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0c03
#define mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2


// addressBlock: dce_dc_lb3_dispdec
// base address: 0x1800
#define mmLB3_LB_DATA_FORMAT                                                                           0x0c1a
#define mmLB3_LB_DATA_FORMAT_BASE_IDX                                                                  2
#define mmLB3_LB_MEMORY_CTRL                                                                           0x0c1b
#define mmLB3_LB_MEMORY_CTRL_BASE_IDX                                                                  2
#define mmLB3_LB_MEMORY_SIZE_STATUS                                                                    0x0c1c
#define mmLB3_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2
#define mmLB3_LB_DESKTOP_HEIGHT                                                                        0x0c1d
#define mmLB3_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2
#define mmLB3_LB_VLINE_START_END                                                                       0x0c1e
#define mmLB3_LB_VLINE_START_END_BASE_IDX                                                              2
#define mmLB3_LB_VLINE2_START_END                                                                      0x0c1f
#define mmLB3_LB_VLINE2_START_END_BASE_IDX                                                             2
#define mmLB3_LB_V_COUNTER                                                                             0x0c20
#define mmLB3_LB_V_COUNTER_BASE_IDX                                                                    2
#define mmLB3_LB_SNAPSHOT_V_COUNTER                                                                    0x0c21
#define mmLB3_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2
#define mmLB3_LB_INTERRUPT_MASK                                                                        0x0c22
#define mmLB3_LB_INTERRUPT_MASK_BASE_IDX                                                               2
#define mmLB3_LB_VLINE_STATUS                                                                          0x0c23
#define mmLB3_LB_VLINE_STATUS_BASE_IDX                                                                 2
#define mmLB3_LB_VLINE2_STATUS                                                                         0x0c24
#define mmLB3_LB_VLINE2_STATUS_BASE_IDX                                                                2
#define mmLB3_LB_VBLANK_STATUS                                                                         0x0c25
#define mmLB3_LB_VBLANK_STATUS_BASE_IDX                                                                2
#define mmLB3_LB_SYNC_RESET_SEL                                                                        0x0c26
#define mmLB3_LB_SYNC_RESET_SEL_BASE_IDX                                                               2
#define mmLB3_LB_BLACK_KEYER_R_CR                                                                      0x0c27
#define mmLB3_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2
#define mmLB3_LB_BLACK_KEYER_G_Y                                                                       0x0c28
#define mmLB3_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2
#define mmLB3_LB_BLACK_KEYER_B_CB                                                                      0x0c29
#define mmLB3_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2
#define mmLB3_LB_KEYER_COLOR_CTRL                                                                      0x0c2a
#define mmLB3_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2
#define mmLB3_LB_KEYER_COLOR_R_CR                                                                      0x0c2b
#define mmLB3_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2
#define mmLB3_LB_KEYER_COLOR_G_Y                                                                       0x0c2c
#define mmLB3_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2
#define mmLB3_LB_KEYER_COLOR_B_CB                                                                      0x0c2d
#define mmLB3_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2
#define mmLB3_LB_KEYER_COLOR_REP_R_CR                                                                  0x0c2e
#define mmLB3_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2
#define mmLB3_LB_KEYER_COLOR_REP_G_Y                                                                   0x0c2f
#define mmLB3_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2
#define mmLB3_LB_KEYER_COLOR_REP_B_CB                                                                  0x0c30
#define mmLB3_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2
#define mmLB3_LB_BUFFER_LEVEL_STATUS                                                                   0x0c31
#define mmLB3_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2
#define mmLB3_LB_BUFFER_URGENCY_CTRL                                                                   0x0c32
#define mmLB3_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2
#define mmLB3_LB_BUFFER_URGENCY_STATUS                                                                 0x0c33
#define mmLB3_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2
#define mmLB3_LB_BUFFER_STATUS                                                                         0x0c34
#define mmLB3_LB_BUFFER_STATUS_BASE_IDX                                                                2
#define mmLB3_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0c35
#define mmLB3_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2
#define mmLB3_MVP_AFR_FLIP_MODE                                                                        0x0c36
#define mmLB3_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2
#define mmLB3_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0c37
#define mmLB3_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2
#define mmLB3_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0c38
#define mmLB3_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2
#define mmLB3_DC_MVP_LB_CONTROL                                                                        0x0c39
#define mmLB3_DC_MVP_LB_CONTROL_BASE_IDX                                                               2


// addressBlock: dce_dc_dcfe3_dispdec
// base address: 0x1800
#define mmDCFE3_DCFE_CLOCK_CONTROL                                                                     0x0c5a
#define mmDCFE3_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2
#define mmDCFE3_DCFE_SOFT_RESET                                                                        0x0c5b
#define mmDCFE3_DCFE_SOFT_RESET_BASE_IDX                                                               2
#define mmDCFE3_DCFE_MEM_PWR_CTRL                                                                      0x0c5d
#define mmDCFE3_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2
#define mmDCFE3_DCFE_MEM_PWR_CTRL2                                                                     0x0c5e
#define mmDCFE3_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2
#define mmDCFE3_DCFE_MEM_PWR_STATUS                                                                    0x0c5f
#define mmDCFE3_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2
#define mmDCFE3_DCFE_MISC                                                                              0x0c60
#define mmDCFE3_DCFE_MISC_BASE_IDX                                                                     2
#define mmDCFE3_DCFE_FLUSH                                                                             0x0c61
#define mmDCFE3_DCFE_FLUSH_BASE_IDX                                                                    2


// addressBlock: dce_dc_dc_perfmon6_dispdec
// base address: 0x3138
#define mmDC_PERFMON6_PERFCOUNTER_CNTL                                                                 0x0c6e
#define mmDC_PERFMON6_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON6_PERFCOUNTER_CNTL2                                                                0x0c6f
#define mmDC_PERFMON6_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON6_PERFCOUNTER_STATE                                                                0x0c70
#define mmDC_PERFMON6_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON6_PERFMON_CNTL                                                                     0x0c71
#define mmDC_PERFMON6_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON6_PERFMON_CNTL2                                                                    0x0c72
#define mmDC_PERFMON6_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC                                                          0x0c73
#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON6_PERFMON_CVALUE_LOW                                                               0x0c74
#define mmDC_PERFMON6_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON6_PERFMON_HI                                                                       0x0c75
#define mmDC_PERFMON6_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON6_PERFMON_LOW                                                                      0x0c76
#define mmDC_PERFMON6_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_dmif_pg3_dispdec
// base address: 0x1800
#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x0c7a
#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2
#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x0c7b
#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2
#define mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL                                                          0x0c7c
#define mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL                                                            0x0c7d
#define mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG3_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x0c7e
#define mmDMIF_PG3_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2
#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL                                                            0x0c7f
#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL2                                                           0x0c80
#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2
#define mmDMIF_PG3_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0c81
#define mmDMIF_PG3_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG3_DPG_REPEATER_PROGRAM                                                                0x0c82
#define mmDMIF_PG3_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2
#define mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL                                                               0x0c86
#define mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2
#define mmDMIF_PG3_DPG_DVMM_STATUS                                                                     0x0c87
#define mmDMIF_PG3_DPG_DVMM_STATUS_BASE_IDX                                                            2


// addressBlock: dce_dc_scl3_dispdec
// base address: 0x1800
#define mmSCL3_SCL_COEF_RAM_SELECT                                                                     0x0c9a
#define mmSCL3_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2
#define mmSCL3_SCL_COEF_RAM_TAP_DATA                                                                   0x0c9b
#define mmSCL3_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2
#define mmSCL3_SCL_MODE                                                                                0x0c9c
#define mmSCL3_SCL_MODE_BASE_IDX                                                                       2
#define mmSCL3_SCL_TAP_CONTROL                                                                         0x0c9d
#define mmSCL3_SCL_TAP_CONTROL_BASE_IDX                                                                2
#define mmSCL3_SCL_CONTROL                                                                             0x0c9e
#define mmSCL3_SCL_CONTROL_BASE_IDX                                                                    2
#define mmSCL3_SCL_BYPASS_CONTROL                                                                      0x0c9f
#define mmSCL3_SCL_BYPASS_CONTROL_BASE_IDX                                                             2
#define mmSCL3_SCL_MANUAL_REPLICATE_CONTROL                                                            0x0ca0
#define mmSCL3_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2
#define mmSCL3_SCL_AUTOMATIC_MODE_CONTROL                                                              0x0ca1
#define mmSCL3_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2
#define mmSCL3_SCL_HORZ_FILTER_CONTROL                                                                 0x0ca2
#define mmSCL3_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x0ca3
#define mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL3_SCL_HORZ_FILTER_INIT                                                                    0x0ca4
#define mmSCL3_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL3_SCL_VERT_FILTER_CONTROL                                                                 0x0ca5
#define mmSCL3_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL3_SCL_VERT_FILTER_SCALE_RATIO                                                             0x0ca6
#define mmSCL3_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL3_SCL_VERT_FILTER_INIT                                                                    0x0ca7
#define mmSCL3_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL3_SCL_VERT_FILTER_INIT_BOT                                                                0x0ca8
#define mmSCL3_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2
#define mmSCL3_SCL_ROUND_OFFSET                                                                        0x0ca9
#define mmSCL3_SCL_ROUND_OFFSET_BASE_IDX                                                               2
#define mmSCL3_SCL_UPDATE                                                                              0x0caa
#define mmSCL3_SCL_UPDATE_BASE_IDX                                                                     2
#define mmSCL3_SCL_F_SHARP_CONTROL                                                                     0x0cab
#define mmSCL3_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2
#define mmSCL3_SCL_ALU_CONTROL                                                                         0x0cac
#define mmSCL3_SCL_ALU_CONTROL_BASE_IDX                                                                2
#define mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x0cad
#define mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2
#define mmSCL3_VIEWPORT_START_SECONDARY                                                                0x0cae
#define mmSCL3_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2
#define mmSCL3_VIEWPORT_START                                                                          0x0caf
#define mmSCL3_VIEWPORT_START_BASE_IDX                                                                 2
#define mmSCL3_VIEWPORT_SIZE                                                                           0x0cb0
#define mmSCL3_VIEWPORT_SIZE_BASE_IDX                                                                  2
#define mmSCL3_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x0cb1
#define mmSCL3_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2
#define mmSCL3_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x0cb2
#define mmSCL3_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2
#define mmSCL3_SCL_MODE_CHANGE_DET1                                                                    0x0cb3
#define mmSCL3_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2
#define mmSCL3_SCL_MODE_CHANGE_DET2                                                                    0x0cb4
#define mmSCL3_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2
#define mmSCL3_SCL_MODE_CHANGE_DET3                                                                    0x0cb5
#define mmSCL3_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2
#define mmSCL3_SCL_MODE_CHANGE_MASK                                                                    0x0cb6
#define mmSCL3_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2


// addressBlock: dce_dc_blnd3_dispdec
// base address: 0x1800
#define mmBLND3_BLND_CONTROL                                                                           0x0cc7
#define mmBLND3_BLND_CONTROL_BASE_IDX                                                                  2
#define mmBLND3_BLND_SM_CONTROL2                                                                       0x0cc8
#define mmBLND3_BLND_SM_CONTROL2_BASE_IDX                                                              2
#define mmBLND3_BLND_CONTROL2                                                                          0x0cc9
#define mmBLND3_BLND_CONTROL2_BASE_IDX                                                                 2
#define mmBLND3_BLND_UPDATE                                                                            0x0cca
#define mmBLND3_BLND_UPDATE_BASE_IDX                                                                   2
#define mmBLND3_BLND_UNDERFLOW_INTERRUPT                                                               0x0ccb
#define mmBLND3_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2
#define mmBLND3_BLND_V_UPDATE_LOCK                                                                     0x0ccc
#define mmBLND3_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2
#define mmBLND3_BLND_REG_UPDATE_STATUS                                                                 0x0ccd
#define mmBLND3_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2


// addressBlock: dce_dc_crtc3_dispdec
// base address: 0x1800
#define mmCRTC3_CRTC_H_BLANK_EARLY_NUM                                                                 0x0cd2
#define mmCRTC3_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2
#define mmCRTC3_CRTC_H_TOTAL                                                                           0x0cd3
#define mmCRTC3_CRTC_H_TOTAL_BASE_IDX                                                                  2
#define mmCRTC3_CRTC_H_BLANK_START_END                                                                 0x0cd4
#define mmCRTC3_CRTC_H_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC3_CRTC_H_SYNC_A                                                                          0x0cd5
#define mmCRTC3_CRTC_H_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC3_CRTC_H_SYNC_A_CNTL                                                                     0x0cd6
#define mmCRTC3_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC3_CRTC_H_SYNC_B                                                                          0x0cd7
#define mmCRTC3_CRTC_H_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC3_CRTC_H_SYNC_B_CNTL                                                                     0x0cd8
#define mmCRTC3_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC3_CRTC_VBI_END                                                                           0x0cd9
#define mmCRTC3_CRTC_VBI_END_BASE_IDX                                                                  2
#define mmCRTC3_CRTC_V_TOTAL                                                                           0x0cda
#define mmCRTC3_CRTC_V_TOTAL_BASE_IDX                                                                  2
#define mmCRTC3_CRTC_V_TOTAL_MIN                                                                       0x0cdb
#define mmCRTC3_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2
#define mmCRTC3_CRTC_V_TOTAL_MAX                                                                       0x0cdc
#define mmCRTC3_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2
#define mmCRTC3_CRTC_V_TOTAL_CONTROL                                                                   0x0cdd
#define mmCRTC3_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2
#define mmCRTC3_CRTC_V_TOTAL_INT_STATUS                                                                0x0cde
#define mmCRTC3_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2
#define mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS                                                              0x0cdf
#define mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2
#define mmCRTC3_CRTC_V_BLANK_START_END                                                                 0x0ce0
#define mmCRTC3_CRTC_V_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC3_CRTC_V_SYNC_A                                                                          0x0ce1
#define mmCRTC3_CRTC_V_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC3_CRTC_V_SYNC_A_CNTL                                                                     0x0ce2
#define mmCRTC3_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC3_CRTC_V_SYNC_B                                                                          0x0ce3
#define mmCRTC3_CRTC_V_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC3_CRTC_V_SYNC_B_CNTL                                                                     0x0ce4
#define mmCRTC3_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC3_CRTC_DTMTEST_CNTL                                                                      0x0ce5
#define mmCRTC3_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2
#define mmCRTC3_CRTC_DTMTEST_STATUS_POSITION                                                           0x0ce6
#define mmCRTC3_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2
#define mmCRTC3_CRTC_TRIGA_CNTL                                                                        0x0ce7
#define mmCRTC3_CRTC_TRIGA_CNTL_BASE_IDX                                                               2
#define mmCRTC3_CRTC_TRIGA_MANUAL_TRIG                                                                 0x0ce8
#define mmCRTC3_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC3_CRTC_TRIGB_CNTL                                                                        0x0ce9
#define mmCRTC3_CRTC_TRIGB_CNTL_BASE_IDX                                                               2
#define mmCRTC3_CRTC_TRIGB_MANUAL_TRIG                                                                 0x0cea
#define mmCRTC3_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x0ceb
#define mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2
#define mmCRTC3_CRTC_FLOW_CONTROL                                                                      0x0cec
#define mmCRTC3_CRTC_FLOW_CONTROL_BASE_IDX                                                             2
#define mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x0ced
#define mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2
#define mmCRTC3_CRTC_AVSYNC_COUNTER                                                                    0x0cee
#define mmCRTC3_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2
#define mmCRTC3_CRTC_CONTROL                                                                           0x0cef
#define mmCRTC3_CRTC_CONTROL_BASE_IDX                                                                  2
#define mmCRTC3_CRTC_BLANK_CONTROL                                                                     0x0cf0
#define mmCRTC3_CRTC_BLANK_CONTROL_BASE_IDX                                                            2
#define mmCRTC3_CRTC_INTERLACE_CONTROL                                                                 0x0cf1
#define mmCRTC3_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2
#define mmCRTC3_CRTC_INTERLACE_STATUS                                                                  0x0cf2
#define mmCRTC3_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2
#define mmCRTC3_CRTC_FIELD_INDICATION_CONTROL                                                          0x0cf3
#define mmCRTC3_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2
#define mmCRTC3_CRTC_PIXEL_DATA_READBACK0                                                              0x0cf4
#define mmCRTC3_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2
#define mmCRTC3_CRTC_PIXEL_DATA_READBACK1                                                              0x0cf5
#define mmCRTC3_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2
#define mmCRTC3_CRTC_STATUS                                                                            0x0cf6
#define mmCRTC3_CRTC_STATUS_BASE_IDX                                                                   2
#define mmCRTC3_CRTC_STATUS_POSITION                                                                   0x0cf7
#define mmCRTC3_CRTC_STATUS_POSITION_BASE_IDX                                                          2
#define mmCRTC3_CRTC_NOM_VERT_POSITION                                                                 0x0cf8
#define mmCRTC3_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2
#define mmCRTC3_CRTC_STATUS_FRAME_COUNT                                                                0x0cf9
#define mmCRTC3_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2
#define mmCRTC3_CRTC_STATUS_VF_COUNT                                                                   0x0cfa
#define mmCRTC3_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2
#define mmCRTC3_CRTC_STATUS_HV_COUNT                                                                   0x0cfb
#define mmCRTC3_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2
#define mmCRTC3_CRTC_COUNT_CONTROL                                                                     0x0cfc
#define mmCRTC3_CRTC_COUNT_CONTROL_BASE_IDX                                                            2
#define mmCRTC3_CRTC_COUNT_RESET                                                                       0x0cfd
#define mmCRTC3_CRTC_COUNT_RESET_BASE_IDX                                                              2
#define mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x0cfe
#define mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2
#define mmCRTC3_CRTC_VERT_SYNC_CONTROL                                                                 0x0cff
#define mmCRTC3_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2
#define mmCRTC3_CRTC_STEREO_STATUS                                                                     0x0d00
#define mmCRTC3_CRTC_STEREO_STATUS_BASE_IDX                                                            2
#define mmCRTC3_CRTC_STEREO_CONTROL                                                                    0x0d01
#define mmCRTC3_CRTC_STEREO_CONTROL_BASE_IDX                                                           2
#define mmCRTC3_CRTC_SNAPSHOT_STATUS                                                                   0x0d02
#define mmCRTC3_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2
#define mmCRTC3_CRTC_SNAPSHOT_CONTROL                                                                  0x0d03
#define mmCRTC3_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2
#define mmCRTC3_CRTC_SNAPSHOT_POSITION                                                                 0x0d04
#define mmCRTC3_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2
#define mmCRTC3_CRTC_SNAPSHOT_FRAME                                                                    0x0d05
#define mmCRTC3_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2
#define mmCRTC3_CRTC_START_LINE_CONTROL                                                                0x0d06
#define mmCRTC3_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2
#define mmCRTC3_CRTC_INTERRUPT_CONTROL                                                                 0x0d07
#define mmCRTC3_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2
#define mmCRTC3_CRTC_UPDATE_LOCK                                                                       0x0d08
#define mmCRTC3_CRTC_UPDATE_LOCK_BASE_IDX                                                              2
#define mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0d09
#define mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2
#define mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x0d0a
#define mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2
#define mmCRTC3_CRTC_TEST_PATTERN_CONTROL                                                              0x0d0b
#define mmCRTC3_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2
#define mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS                                                           0x0d0c
#define mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2
#define mmCRTC3_CRTC_TEST_PATTERN_COLOR                                                                0x0d0d
#define mmCRTC3_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2
#define mmCRTC3_CRTC_MASTER_UPDATE_LOCK                                                                0x0d0e
#define mmCRTC3_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2
#define mmCRTC3_CRTC_MASTER_UPDATE_MODE                                                                0x0d0f
#define mmCRTC3_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2
#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0d10
#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2
#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0d11
#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2
#define mmCRTC3_CRTC_MVP_STATUS                                                                        0x0d12
#define mmCRTC3_CRTC_MVP_STATUS_BASE_IDX                                                               2
#define mmCRTC3_CRTC_MASTER_EN                                                                         0x0d13
#define mmCRTC3_CRTC_MASTER_EN_BASE_IDX                                                                2
#define mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0d14
#define mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2
#define mmCRTC3_CRTC_V_UPDATE_INT_STATUS                                                               0x0d15
#define mmCRTC3_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2
#define mmCRTC3_CRTC_OVERSCAN_COLOR                                                                    0x0d17
#define mmCRTC3_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2
#define mmCRTC3_CRTC_OVERSCAN_COLOR_EXT                                                                0x0d18
#define mmCRTC3_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2
#define mmCRTC3_CRTC_BLANK_DATA_COLOR                                                                  0x0d19
#define mmCRTC3_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2
#define mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT                                                              0x0d1a
#define mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2
#define mmCRTC3_CRTC_BLACK_COLOR                                                                       0x0d1b
#define mmCRTC3_CRTC_BLACK_COLOR_BASE_IDX                                                              2
#define mmCRTC3_CRTC_BLACK_COLOR_EXT                                                                   0x0d1c
#define mmCRTC3_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x0d1d
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x0d1e
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x0d1f
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0d20
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0d21
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0d22
#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2
#define mmCRTC3_CRTC_CRC_CNTL                                                                          0x0d23
#define mmCRTC3_CRTC_CRC_CNTL_BASE_IDX                                                                 2
#define mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0d24
#define mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0d25
#define mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0d26
#define mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0d27
#define mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC3_CRTC_CRC0_DATA_RG                                                                      0x0d28
#define mmCRTC3_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2
#define mmCRTC3_CRTC_CRC0_DATA_B                                                                       0x0d29
#define mmCRTC3_CRTC_CRC0_DATA_B_BASE_IDX                                                              2
#define mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x0d2a
#define mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x0d2b
#define mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x0d2c
#define mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x0d2d
#define mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC3_CRTC_CRC1_DATA_RG                                                                      0x0d2e
#define mmCRTC3_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2
#define mmCRTC3_CRTC_CRC1_DATA_B                                                                       0x0d2f
#define mmCRTC3_CRTC_CRC1_DATA_B_BASE_IDX                                                              2
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0d30
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0d31
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0d32
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0d33
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0d34
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0d35
#define mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2
#define mmCRTC3_CRTC_STATIC_SCREEN_CONTROL                                                             0x0d36
#define mmCRTC3_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2
#define mmCRTC3_CRTC_3D_STRUCTURE_CONTROL                                                              0x0d37
#define mmCRTC3_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2
#define mmCRTC3_CRTC_GSL_VSYNC_GAP                                                                     0x0d38
#define mmCRTC3_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2
#define mmCRTC3_CRTC_GSL_WINDOW                                                                        0x0d39
#define mmCRTC3_CRTC_GSL_WINDOW_BASE_IDX                                                               2
#define mmCRTC3_CRTC_GSL_CONTROL                                                                       0x0d3a
#define mmCRTC3_CRTC_GSL_CONTROL_BASE_IDX                                                              2
#define mmCRTC3_CRTC_RANGE_TIMING_INT_STATUS                                                           0x0d3d
#define mmCRTC3_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2
#define mmCRTC3_CRTC_DRR_CONTROL                                                                       0x0d3e
#define mmCRTC3_CRTC_DRR_CONTROL_BASE_IDX                                                              2


// addressBlock: dce_dc_fmt3_dispdec
// base address: 0x1800
#define mmFMT3_FMT_CLAMP_COMPONENT_R                                                                   0x0d42
#define mmFMT3_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2
#define mmFMT3_FMT_CLAMP_COMPONENT_G                                                                   0x0d43
#define mmFMT3_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2
#define mmFMT3_FMT_CLAMP_COMPONENT_B                                                                   0x0d44
#define mmFMT3_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2
#define mmFMT3_FMT_DYNAMIC_EXP_CNTL                                                                    0x0d45
#define mmFMT3_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2
#define mmFMT3_FMT_CONTROL                                                                             0x0d46
#define mmFMT3_FMT_CONTROL_BASE_IDX                                                                    2
#define mmFMT3_FMT_BIT_DEPTH_CONTROL                                                                   0x0d47
#define mmFMT3_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2
#define mmFMT3_FMT_DITHER_RAND_R_SEED                                                                  0x0d48
#define mmFMT3_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2
#define mmFMT3_FMT_DITHER_RAND_G_SEED                                                                  0x0d49
#define mmFMT3_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2
#define mmFMT3_FMT_DITHER_RAND_B_SEED                                                                  0x0d4a
#define mmFMT3_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2
#define mmFMT3_FMT_CLAMP_CNTL                                                                          0x0d4e
#define mmFMT3_FMT_CLAMP_CNTL_BASE_IDX                                                                 2
#define mmFMT3_FMT_CRC_CNTL                                                                            0x0d4f
#define mmFMT3_FMT_CRC_CNTL_BASE_IDX                                                                   2
#define mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0d50
#define mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2
#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0d51
#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2
#define mmFMT3_FMT_CRC_SIG_RED_GREEN                                                                   0x0d52
#define mmFMT3_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2
#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0d53
#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2
#define mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0d54
#define mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2
#define mmFMT3_FMT_420_HBLANK_EARLY_START                                                              0x0d55
#define mmFMT3_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2


// addressBlock: dce_dc_dcp4_dispdec
// base address: 0x2000
#define mmDCP4_GRPH_ENABLE                                                                             0x0d5a
#define mmDCP4_GRPH_ENABLE_BASE_IDX                                                                    2
#define mmDCP4_GRPH_CONTROL                                                                            0x0d5b
#define mmDCP4_GRPH_CONTROL_BASE_IDX                                                                   2
#define mmDCP4_GRPH_LUT_10BIT_BYPASS                                                                   0x0d5c
#define mmDCP4_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2
#define mmDCP4_GRPH_SWAP_CNTL                                                                          0x0d5d
#define mmDCP4_GRPH_SWAP_CNTL_BASE_IDX                                                                 2
#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x0d5e
#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2
#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x0d5f
#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2
#define mmDCP4_GRPH_PITCH                                                                              0x0d60
#define mmDCP4_GRPH_PITCH_BASE_IDX                                                                     2
#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0d61
#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2
#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0d62
#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2
#define mmDCP4_GRPH_SURFACE_OFFSET_X                                                                   0x0d63
#define mmDCP4_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2
#define mmDCP4_GRPH_SURFACE_OFFSET_Y                                                                   0x0d64
#define mmDCP4_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2
#define mmDCP4_GRPH_X_START                                                                            0x0d65
#define mmDCP4_GRPH_X_START_BASE_IDX                                                                   2
#define mmDCP4_GRPH_Y_START                                                                            0x0d66
#define mmDCP4_GRPH_Y_START_BASE_IDX                                                                   2
#define mmDCP4_GRPH_X_END                                                                              0x0d67
#define mmDCP4_GRPH_X_END_BASE_IDX                                                                     2
#define mmDCP4_GRPH_Y_END                                                                              0x0d68
#define mmDCP4_GRPH_Y_END_BASE_IDX                                                                     2
#define mmDCP4_INPUT_GAMMA_CONTROL                                                                     0x0d69
#define mmDCP4_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2
#define mmDCP4_GRPH_UPDATE                                                                             0x0d6a
#define mmDCP4_GRPH_UPDATE_BASE_IDX                                                                    2
#define mmDCP4_GRPH_FLIP_CONTROL                                                                       0x0d6b
#define mmDCP4_GRPH_FLIP_CONTROL_BASE_IDX                                                              2
#define mmDCP4_GRPH_SURFACE_ADDRESS_INUSE                                                              0x0d6c
#define mmDCP4_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2
#define mmDCP4_GRPH_DFQ_CONTROL                                                                        0x0d6d
#define mmDCP4_GRPH_DFQ_CONTROL_BASE_IDX                                                               2
#define mmDCP4_GRPH_DFQ_STATUS                                                                         0x0d6e
#define mmDCP4_GRPH_DFQ_STATUS_BASE_IDX                                                                2
#define mmDCP4_GRPH_INTERRUPT_STATUS                                                                   0x0d6f
#define mmDCP4_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDCP4_GRPH_INTERRUPT_CONTROL                                                                  0x0d70
#define mmDCP4_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2
#define mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0d71
#define mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2
#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0d72
#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2
#define mmDCP4_GRPH_COMPRESS_PITCH                                                                     0x0d73
#define mmDCP4_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2
#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0d74
#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2
#define mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0d75
#define mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2
#define mmDCP4_PRESCALE_GRPH_CONTROL                                                                   0x0d76
#define mmDCP4_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2
#define mmDCP4_PRESCALE_VALUES_GRPH_R                                                                  0x0d77
#define mmDCP4_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2
#define mmDCP4_PRESCALE_VALUES_GRPH_G                                                                  0x0d78
#define mmDCP4_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2
#define mmDCP4_PRESCALE_VALUES_GRPH_B                                                                  0x0d79
#define mmDCP4_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2
#define mmDCP4_INPUT_CSC_CONTROL                                                                       0x0d7a
#define mmDCP4_INPUT_CSC_CONTROL_BASE_IDX                                                              2
#define mmDCP4_INPUT_CSC_C11_C12                                                                       0x0d7b
#define mmDCP4_INPUT_CSC_C11_C12_BASE_IDX                                                              2
#define mmDCP4_INPUT_CSC_C13_C14                                                                       0x0d7c
#define mmDCP4_INPUT_CSC_C13_C14_BASE_IDX                                                              2
#define mmDCP4_INPUT_CSC_C21_C22                                                                       0x0d7d
#define mmDCP4_INPUT_CSC_C21_C22_BASE_IDX                                                              2
#define mmDCP4_INPUT_CSC_C23_C24                                                                       0x0d7e
#define mmDCP4_INPUT_CSC_C23_C24_BASE_IDX                                                              2
#define mmDCP4_INPUT_CSC_C31_C32                                                                       0x0d7f
#define mmDCP4_INPUT_CSC_C31_C32_BASE_IDX                                                              2
#define mmDCP4_INPUT_CSC_C33_C34                                                                       0x0d80
#define mmDCP4_INPUT_CSC_C33_C34_BASE_IDX                                                              2
#define mmDCP4_OUTPUT_CSC_CONTROL                                                                      0x0d81
#define mmDCP4_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2
#define mmDCP4_OUTPUT_CSC_C11_C12                                                                      0x0d82
#define mmDCP4_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2
#define mmDCP4_OUTPUT_CSC_C13_C14                                                                      0x0d83
#define mmDCP4_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2
#define mmDCP4_OUTPUT_CSC_C21_C22                                                                      0x0d84
#define mmDCP4_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2
#define mmDCP4_OUTPUT_CSC_C23_C24                                                                      0x0d85
#define mmDCP4_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2
#define mmDCP4_OUTPUT_CSC_C31_C32                                                                      0x0d86
#define mmDCP4_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2
#define mmDCP4_OUTPUT_CSC_C33_C34                                                                      0x0d87
#define mmDCP4_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2
#define mmDCP4_COMM_MATRIXA_TRANS_C11_C12                                                              0x0d88
#define mmDCP4_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXA_TRANS_C13_C14                                                              0x0d89
#define mmDCP4_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXA_TRANS_C21_C22                                                              0x0d8a
#define mmDCP4_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXA_TRANS_C23_C24                                                              0x0d8b
#define mmDCP4_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXA_TRANS_C31_C32                                                              0x0d8c
#define mmDCP4_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXA_TRANS_C33_C34                                                              0x0d8d
#define mmDCP4_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXB_TRANS_C11_C12                                                              0x0d8e
#define mmDCP4_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXB_TRANS_C13_C14                                                              0x0d8f
#define mmDCP4_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXB_TRANS_C21_C22                                                              0x0d90
#define mmDCP4_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXB_TRANS_C23_C24                                                              0x0d91
#define mmDCP4_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXB_TRANS_C31_C32                                                              0x0d92
#define mmDCP4_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP4_COMM_MATRIXB_TRANS_C33_C34                                                              0x0d93
#define mmDCP4_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP4_DENORM_CONTROL                                                                          0x0d94
#define mmDCP4_DENORM_CONTROL_BASE_IDX                                                                 2
#define mmDCP4_OUT_ROUND_CONTROL                                                                       0x0d95
#define mmDCP4_OUT_ROUND_CONTROL_BASE_IDX                                                              2
#define mmDCP4_OUT_CLAMP_CONTROL_R_CR                                                                  0x0d96
#define mmDCP4_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2
#define mmDCP4_OUT_CLAMP_CONTROL_G_Y                                                                   0x0d97
#define mmDCP4_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2
#define mmDCP4_OUT_CLAMP_CONTROL_B_CB                                                                  0x0d98
#define mmDCP4_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2
#define mmDCP4_KEY_CONTROL                                                                             0x0d99
#define mmDCP4_KEY_CONTROL_BASE_IDX                                                                    2
#define mmDCP4_KEY_RANGE_ALPHA                                                                         0x0d9a
#define mmDCP4_KEY_RANGE_ALPHA_BASE_IDX                                                                2
#define mmDCP4_KEY_RANGE_RED                                                                           0x0d9b
#define mmDCP4_KEY_RANGE_RED_BASE_IDX                                                                  2
#define mmDCP4_KEY_RANGE_GREEN                                                                         0x0d9c
#define mmDCP4_KEY_RANGE_GREEN_BASE_IDX                                                                2
#define mmDCP4_KEY_RANGE_BLUE                                                                          0x0d9d
#define mmDCP4_KEY_RANGE_BLUE_BASE_IDX                                                                 2
#define mmDCP4_DEGAMMA_CONTROL                                                                         0x0d9e
#define mmDCP4_DEGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP4_GAMUT_REMAP_CONTROL                                                                     0x0d9f
#define mmDCP4_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2
#define mmDCP4_GAMUT_REMAP_C11_C12                                                                     0x0da0
#define mmDCP4_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2
#define mmDCP4_GAMUT_REMAP_C13_C14                                                                     0x0da1
#define mmDCP4_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2
#define mmDCP4_GAMUT_REMAP_C21_C22                                                                     0x0da2
#define mmDCP4_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2
#define mmDCP4_GAMUT_REMAP_C23_C24                                                                     0x0da3
#define mmDCP4_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2
#define mmDCP4_GAMUT_REMAP_C31_C32                                                                     0x0da4
#define mmDCP4_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2
#define mmDCP4_GAMUT_REMAP_C33_C34                                                                     0x0da5
#define mmDCP4_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2
#define mmDCP4_DCP_SPATIAL_DITHER_CNTL                                                                 0x0da6
#define mmDCP4_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2
#define mmDCP4_DCP_RANDOM_SEEDS                                                                        0x0da7
#define mmDCP4_DCP_RANDOM_SEEDS_BASE_IDX                                                               2
#define mmDCP4_DCP_FP_CONVERTED_FIELD                                                                  0x0da8
#define mmDCP4_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2
#define mmDCP4_CUR_CONTROL                                                                             0x0da9
#define mmDCP4_CUR_CONTROL_BASE_IDX                                                                    2
#define mmDCP4_CUR_SURFACE_ADDRESS                                                                     0x0daa
#define mmDCP4_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2
#define mmDCP4_CUR_SIZE                                                                                0x0dab
#define mmDCP4_CUR_SIZE_BASE_IDX                                                                       2
#define mmDCP4_CUR_SURFACE_ADDRESS_HIGH                                                                0x0dac
#define mmDCP4_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2
#define mmDCP4_CUR_POSITION                                                                            0x0dad
#define mmDCP4_CUR_POSITION_BASE_IDX                                                                   2
#define mmDCP4_CUR_HOT_SPOT                                                                            0x0dae
#define mmDCP4_CUR_HOT_SPOT_BASE_IDX                                                                   2
#define mmDCP4_CUR_COLOR1                                                                              0x0daf
#define mmDCP4_CUR_COLOR1_BASE_IDX                                                                     2
#define mmDCP4_CUR_COLOR2                                                                              0x0db0
#define mmDCP4_CUR_COLOR2_BASE_IDX                                                                     2
#define mmDCP4_CUR_UPDATE                                                                              0x0db1
#define mmDCP4_CUR_UPDATE_BASE_IDX                                                                     2
#define mmDCP4_CUR_REQUEST_FILTER_CNTL                                                                 0x0dbb
#define mmDCP4_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2
#define mmDCP4_CUR_STEREO_CONTROL                                                                      0x0dbc
#define mmDCP4_CUR_STEREO_CONTROL_BASE_IDX                                                             2
#define mmDCP4_DC_LUT_RW_MODE                                                                          0x0dbe
#define mmDCP4_DC_LUT_RW_MODE_BASE_IDX                                                                 2
#define mmDCP4_DC_LUT_RW_INDEX                                                                         0x0dbf
#define mmDCP4_DC_LUT_RW_INDEX_BASE_IDX                                                                2
#define mmDCP4_DC_LUT_SEQ_COLOR                                                                        0x0dc0
#define mmDCP4_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2
#define mmDCP4_DC_LUT_PWL_DATA                                                                         0x0dc1
#define mmDCP4_DC_LUT_PWL_DATA_BASE_IDX                                                                2
#define mmDCP4_DC_LUT_30_COLOR                                                                         0x0dc2
#define mmDCP4_DC_LUT_30_COLOR_BASE_IDX                                                                2
#define mmDCP4_DC_LUT_VGA_ACCESS_ENABLE                                                                0x0dc3
#define mmDCP4_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2
#define mmDCP4_DC_LUT_WRITE_EN_MASK                                                                    0x0dc4
#define mmDCP4_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2
#define mmDCP4_DC_LUT_AUTOFILL                                                                         0x0dc5
#define mmDCP4_DC_LUT_AUTOFILL_BASE_IDX                                                                2
#define mmDCP4_DC_LUT_CONTROL                                                                          0x0dc6
#define mmDCP4_DC_LUT_CONTROL_BASE_IDX                                                                 2
#define mmDCP4_DC_LUT_BLACK_OFFSET_BLUE                                                                0x0dc7
#define mmDCP4_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP4_DC_LUT_BLACK_OFFSET_GREEN                                                               0x0dc8
#define mmDCP4_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP4_DC_LUT_BLACK_OFFSET_RED                                                                 0x0dc9
#define mmDCP4_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP4_DC_LUT_WHITE_OFFSET_BLUE                                                                0x0dca
#define mmDCP4_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP4_DC_LUT_WHITE_OFFSET_GREEN                                                               0x0dcb
#define mmDCP4_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP4_DC_LUT_WHITE_OFFSET_RED                                                                 0x0dcc
#define mmDCP4_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP4_DCP_CRC_CONTROL                                                                         0x0dcd
#define mmDCP4_DCP_CRC_CONTROL_BASE_IDX                                                                2
#define mmDCP4_DCP_CRC_MASK                                                                            0x0dce
#define mmDCP4_DCP_CRC_MASK_BASE_IDX                                                                   2
#define mmDCP4_DCP_CRC_CURRENT                                                                         0x0dcf
#define mmDCP4_DCP_CRC_CURRENT_BASE_IDX                                                                2
#define mmDCP4_DVMM_PTE_CONTROL                                                                        0x0dd0
#define mmDCP4_DVMM_PTE_CONTROL_BASE_IDX                                                               2
#define mmDCP4_DCP_CRC_LAST                                                                            0x0dd1
#define mmDCP4_DCP_CRC_LAST_BASE_IDX                                                                   2
#define mmDCP4_DVMM_PTE_ARB_CONTROL                                                                    0x0dd2
#define mmDCP4_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2
#define mmDCP4_GRPH_FLIP_RATE_CNTL                                                                     0x0dd4
#define mmDCP4_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2
#define mmDCP4_DCP_GSL_CONTROL                                                                         0x0dd5
#define mmDCP4_DCP_GSL_CONTROL_BASE_IDX                                                                2
#define mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x0dd6
#define mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2
#define mmDCP4_GRPH_STEREOSYNC_FLIP                                                                    0x0ddc
#define mmDCP4_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2
#define mmDCP4_HW_ROTATION                                                                             0x0dde
#define mmDCP4_HW_ROTATION_BASE_IDX                                                                    2
#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x0ddf
#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2
#define mmDCP4_REGAMMA_CONTROL                                                                         0x0de0
#define mmDCP4_REGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP4_REGAMMA_LUT_INDEX                                                                       0x0de1
#define mmDCP4_REGAMMA_LUT_INDEX_BASE_IDX                                                              2
#define mmDCP4_REGAMMA_LUT_DATA                                                                        0x0de2
#define mmDCP4_REGAMMA_LUT_DATA_BASE_IDX                                                               2
#define mmDCP4_REGAMMA_LUT_WRITE_EN_MASK                                                               0x0de3
#define mmDCP4_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2
#define mmDCP4_REGAMMA_CNTLA_START_CNTL                                                                0x0de4
#define mmDCP4_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x0de5
#define mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLA_END_CNTL1                                                                 0x0de6
#define mmDCP4_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2
#define mmDCP4_REGAMMA_CNTLA_END_CNTL2                                                                 0x0de7
#define mmDCP4_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2
#define mmDCP4_REGAMMA_CNTLA_REGION_0_1                                                                0x0de8
#define mmDCP4_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLA_REGION_2_3                                                                0x0de9
#define mmDCP4_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLA_REGION_4_5                                                                0x0dea
#define mmDCP4_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLA_REGION_6_7                                                                0x0deb
#define mmDCP4_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLA_REGION_8_9                                                                0x0dec
#define mmDCP4_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLA_REGION_10_11                                                              0x0ded
#define mmDCP4_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2
#define mmDCP4_REGAMMA_CNTLA_REGION_12_13                                                              0x0dee
#define mmDCP4_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2
#define mmDCP4_REGAMMA_CNTLA_REGION_14_15                                                              0x0def
#define mmDCP4_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2
#define mmDCP4_REGAMMA_CNTLB_START_CNTL                                                                0x0df0
#define mmDCP4_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x0df1
#define mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLB_END_CNTL1                                                                 0x0df2
#define mmDCP4_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2
#define mmDCP4_REGAMMA_CNTLB_END_CNTL2                                                                 0x0df3
#define mmDCP4_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2
#define mmDCP4_REGAMMA_CNTLB_REGION_0_1                                                                0x0df4
#define mmDCP4_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLB_REGION_2_3                                                                0x0df5
#define mmDCP4_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLB_REGION_4_5                                                                0x0df6
#define mmDCP4_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLB_REGION_6_7                                                                0x0df7
#define mmDCP4_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLB_REGION_8_9                                                                0x0df8
#define mmDCP4_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2
#define mmDCP4_REGAMMA_CNTLB_REGION_10_11                                                              0x0df9
#define mmDCP4_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2
#define mmDCP4_REGAMMA_CNTLB_REGION_12_13                                                              0x0dfa
#define mmDCP4_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2
#define mmDCP4_REGAMMA_CNTLB_REGION_14_15                                                              0x0dfb
#define mmDCP4_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2
#define mmDCP4_ALPHA_CONTROL                                                                           0x0dfc
#define mmDCP4_ALPHA_CONTROL_BASE_IDX                                                                  2
#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x0dfd
#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2
#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x0dfe
#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2
#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x0dff
#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2
#define mmDCP4_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x0e00
#define mmDCP4_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2
#define mmDCP4_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x0e01
#define mmDCP4_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2
#define mmDCP4_GRPH_SURFACE_COUNTER_CONTROL                                                            0x0e02
#define mmDCP4_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2
#define mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x0e03
#define mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2


// addressBlock: dce_dc_lb4_dispdec
// base address: 0x2000
#define mmLB4_LB_DATA_FORMAT                                                                           0x0e1a
#define mmLB4_LB_DATA_FORMAT_BASE_IDX                                                                  2
#define mmLB4_LB_MEMORY_CTRL                                                                           0x0e1b
#define mmLB4_LB_MEMORY_CTRL_BASE_IDX                                                                  2
#define mmLB4_LB_MEMORY_SIZE_STATUS                                                                    0x0e1c
#define mmLB4_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2
#define mmLB4_LB_DESKTOP_HEIGHT                                                                        0x0e1d
#define mmLB4_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2
#define mmLB4_LB_VLINE_START_END                                                                       0x0e1e
#define mmLB4_LB_VLINE_START_END_BASE_IDX                                                              2
#define mmLB4_LB_VLINE2_START_END                                                                      0x0e1f
#define mmLB4_LB_VLINE2_START_END_BASE_IDX                                                             2
#define mmLB4_LB_V_COUNTER                                                                             0x0e20
#define mmLB4_LB_V_COUNTER_BASE_IDX                                                                    2
#define mmLB4_LB_SNAPSHOT_V_COUNTER                                                                    0x0e21
#define mmLB4_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2
#define mmLB4_LB_INTERRUPT_MASK                                                                        0x0e22
#define mmLB4_LB_INTERRUPT_MASK_BASE_IDX                                                               2
#define mmLB4_LB_VLINE_STATUS                                                                          0x0e23
#define mmLB4_LB_VLINE_STATUS_BASE_IDX                                                                 2
#define mmLB4_LB_VLINE2_STATUS                                                                         0x0e24
#define mmLB4_LB_VLINE2_STATUS_BASE_IDX                                                                2
#define mmLB4_LB_VBLANK_STATUS                                                                         0x0e25
#define mmLB4_LB_VBLANK_STATUS_BASE_IDX                                                                2
#define mmLB4_LB_SYNC_RESET_SEL                                                                        0x0e26
#define mmLB4_LB_SYNC_RESET_SEL_BASE_IDX                                                               2
#define mmLB4_LB_BLACK_KEYER_R_CR                                                                      0x0e27
#define mmLB4_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2
#define mmLB4_LB_BLACK_KEYER_G_Y                                                                       0x0e28
#define mmLB4_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2
#define mmLB4_LB_BLACK_KEYER_B_CB                                                                      0x0e29
#define mmLB4_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2
#define mmLB4_LB_KEYER_COLOR_CTRL                                                                      0x0e2a
#define mmLB4_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2
#define mmLB4_LB_KEYER_COLOR_R_CR                                                                      0x0e2b
#define mmLB4_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2
#define mmLB4_LB_KEYER_COLOR_G_Y                                                                       0x0e2c
#define mmLB4_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2
#define mmLB4_LB_KEYER_COLOR_B_CB                                                                      0x0e2d
#define mmLB4_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2
#define mmLB4_LB_KEYER_COLOR_REP_R_CR                                                                  0x0e2e
#define mmLB4_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2
#define mmLB4_LB_KEYER_COLOR_REP_G_Y                                                                   0x0e2f
#define mmLB4_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2
#define mmLB4_LB_KEYER_COLOR_REP_B_CB                                                                  0x0e30
#define mmLB4_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2
#define mmLB4_LB_BUFFER_LEVEL_STATUS                                                                   0x0e31
#define mmLB4_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2
#define mmLB4_LB_BUFFER_URGENCY_CTRL                                                                   0x0e32
#define mmLB4_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2
#define mmLB4_LB_BUFFER_URGENCY_STATUS                                                                 0x0e33
#define mmLB4_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2
#define mmLB4_LB_BUFFER_STATUS                                                                         0x0e34
#define mmLB4_LB_BUFFER_STATUS_BASE_IDX                                                                2
#define mmLB4_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x0e35
#define mmLB4_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2
#define mmLB4_MVP_AFR_FLIP_MODE                                                                        0x0e36
#define mmLB4_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2
#define mmLB4_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x0e37
#define mmLB4_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2
#define mmLB4_MVP_FLIP_LINE_NUM_INSERT                                                                 0x0e38
#define mmLB4_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2
#define mmLB4_DC_MVP_LB_CONTROL                                                                        0x0e39
#define mmLB4_DC_MVP_LB_CONTROL_BASE_IDX                                                               2


// addressBlock: dce_dc_dcfe4_dispdec
// base address: 0x2000
#define mmDCFE4_DCFE_CLOCK_CONTROL                                                                     0x0e5a
#define mmDCFE4_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2
#define mmDCFE4_DCFE_SOFT_RESET                                                                        0x0e5b
#define mmDCFE4_DCFE_SOFT_RESET_BASE_IDX                                                               2
#define mmDCFE4_DCFE_MEM_PWR_CTRL                                                                      0x0e5d
#define mmDCFE4_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2
#define mmDCFE4_DCFE_MEM_PWR_CTRL2                                                                     0x0e5e
#define mmDCFE4_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2
#define mmDCFE4_DCFE_MEM_PWR_STATUS                                                                    0x0e5f
#define mmDCFE4_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2
#define mmDCFE4_DCFE_MISC                                                                              0x0e60
#define mmDCFE4_DCFE_MISC_BASE_IDX                                                                     2
#define mmDCFE4_DCFE_FLUSH                                                                             0x0e61
#define mmDCFE4_DCFE_FLUSH_BASE_IDX                                                                    2


// addressBlock: dce_dc_dc_perfmon7_dispdec
// base address: 0x3938
#define mmDC_PERFMON7_PERFCOUNTER_CNTL                                                                 0x0e6e
#define mmDC_PERFMON7_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON7_PERFCOUNTER_CNTL2                                                                0x0e6f
#define mmDC_PERFMON7_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON7_PERFCOUNTER_STATE                                                                0x0e70
#define mmDC_PERFMON7_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON7_PERFMON_CNTL                                                                     0x0e71
#define mmDC_PERFMON7_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON7_PERFMON_CNTL2                                                                    0x0e72
#define mmDC_PERFMON7_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC                                                          0x0e73
#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON7_PERFMON_CVALUE_LOW                                                               0x0e74
#define mmDC_PERFMON7_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON7_PERFMON_HI                                                                       0x0e75
#define mmDC_PERFMON7_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON7_PERFMON_LOW                                                                      0x0e76
#define mmDC_PERFMON7_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_dmif_pg4_dispdec
// base address: 0x2000
#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x0e7a
#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2
#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x0e7b
#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2
#define mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL                                                          0x0e7c
#define mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL                                                            0x0e7d
#define mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG4_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x0e7e
#define mmDMIF_PG4_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2
#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL                                                            0x0e7f
#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL2                                                           0x0e80
#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2
#define mmDMIF_PG4_DPG_PIPE_LOW_POWER_CONTROL                                                          0x0e81
#define mmDMIF_PG4_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG4_DPG_REPEATER_PROGRAM                                                                0x0e82
#define mmDMIF_PG4_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2
#define mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL                                                               0x0e86
#define mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2
#define mmDMIF_PG4_DPG_DVMM_STATUS                                                                     0x0e87
#define mmDMIF_PG4_DPG_DVMM_STATUS_BASE_IDX                                                            2


// addressBlock: dce_dc_scl4_dispdec
// base address: 0x2000
#define mmSCL4_SCL_COEF_RAM_SELECT                                                                     0x0e9a
#define mmSCL4_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2
#define mmSCL4_SCL_COEF_RAM_TAP_DATA                                                                   0x0e9b
#define mmSCL4_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2
#define mmSCL4_SCL_MODE                                                                                0x0e9c
#define mmSCL4_SCL_MODE_BASE_IDX                                                                       2
#define mmSCL4_SCL_TAP_CONTROL                                                                         0x0e9d
#define mmSCL4_SCL_TAP_CONTROL_BASE_IDX                                                                2
#define mmSCL4_SCL_CONTROL                                                                             0x0e9e
#define mmSCL4_SCL_CONTROL_BASE_IDX                                                                    2
#define mmSCL4_SCL_BYPASS_CONTROL                                                                      0x0e9f
#define mmSCL4_SCL_BYPASS_CONTROL_BASE_IDX                                                             2
#define mmSCL4_SCL_MANUAL_REPLICATE_CONTROL                                                            0x0ea0
#define mmSCL4_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2
#define mmSCL4_SCL_AUTOMATIC_MODE_CONTROL                                                              0x0ea1
#define mmSCL4_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2
#define mmSCL4_SCL_HORZ_FILTER_CONTROL                                                                 0x0ea2
#define mmSCL4_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x0ea3
#define mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL4_SCL_HORZ_FILTER_INIT                                                                    0x0ea4
#define mmSCL4_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL4_SCL_VERT_FILTER_CONTROL                                                                 0x0ea5
#define mmSCL4_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL4_SCL_VERT_FILTER_SCALE_RATIO                                                             0x0ea6
#define mmSCL4_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL4_SCL_VERT_FILTER_INIT                                                                    0x0ea7
#define mmSCL4_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL4_SCL_VERT_FILTER_INIT_BOT                                                                0x0ea8
#define mmSCL4_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2
#define mmSCL4_SCL_ROUND_OFFSET                                                                        0x0ea9
#define mmSCL4_SCL_ROUND_OFFSET_BASE_IDX                                                               2
#define mmSCL4_SCL_UPDATE                                                                              0x0eaa
#define mmSCL4_SCL_UPDATE_BASE_IDX                                                                     2
#define mmSCL4_SCL_F_SHARP_CONTROL                                                                     0x0eab
#define mmSCL4_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2
#define mmSCL4_SCL_ALU_CONTROL                                                                         0x0eac
#define mmSCL4_SCL_ALU_CONTROL_BASE_IDX                                                                2
#define mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x0ead
#define mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2
#define mmSCL4_VIEWPORT_START_SECONDARY                                                                0x0eae
#define mmSCL4_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2
#define mmSCL4_VIEWPORT_START                                                                          0x0eaf
#define mmSCL4_VIEWPORT_START_BASE_IDX                                                                 2
#define mmSCL4_VIEWPORT_SIZE                                                                           0x0eb0
#define mmSCL4_VIEWPORT_SIZE_BASE_IDX                                                                  2
#define mmSCL4_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x0eb1
#define mmSCL4_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2
#define mmSCL4_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x0eb2
#define mmSCL4_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2
#define mmSCL4_SCL_MODE_CHANGE_DET1                                                                    0x0eb3
#define mmSCL4_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2
#define mmSCL4_SCL_MODE_CHANGE_DET2                                                                    0x0eb4
#define mmSCL4_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2
#define mmSCL4_SCL_MODE_CHANGE_DET3                                                                    0x0eb5
#define mmSCL4_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2
#define mmSCL4_SCL_MODE_CHANGE_MASK                                                                    0x0eb6
#define mmSCL4_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2


// addressBlock: dce_dc_blnd4_dispdec
// base address: 0x2000
#define mmBLND4_BLND_CONTROL                                                                           0x0ec7
#define mmBLND4_BLND_CONTROL_BASE_IDX                                                                  2
#define mmBLND4_BLND_SM_CONTROL2                                                                       0x0ec8
#define mmBLND4_BLND_SM_CONTROL2_BASE_IDX                                                              2
#define mmBLND4_BLND_CONTROL2                                                                          0x0ec9
#define mmBLND4_BLND_CONTROL2_BASE_IDX                                                                 2
#define mmBLND4_BLND_UPDATE                                                                            0x0eca
#define mmBLND4_BLND_UPDATE_BASE_IDX                                                                   2
#define mmBLND4_BLND_UNDERFLOW_INTERRUPT                                                               0x0ecb
#define mmBLND4_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2
#define mmBLND4_BLND_V_UPDATE_LOCK                                                                     0x0ecc
#define mmBLND4_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2
#define mmBLND4_BLND_REG_UPDATE_STATUS                                                                 0x0ecd
#define mmBLND4_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2


// addressBlock: dce_dc_crtc4_dispdec
// base address: 0x2000
#define mmCRTC4_CRTC_H_BLANK_EARLY_NUM                                                                 0x0ed2
#define mmCRTC4_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2
#define mmCRTC4_CRTC_H_TOTAL                                                                           0x0ed3
#define mmCRTC4_CRTC_H_TOTAL_BASE_IDX                                                                  2
#define mmCRTC4_CRTC_H_BLANK_START_END                                                                 0x0ed4
#define mmCRTC4_CRTC_H_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC4_CRTC_H_SYNC_A                                                                          0x0ed5
#define mmCRTC4_CRTC_H_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC4_CRTC_H_SYNC_A_CNTL                                                                     0x0ed6
#define mmCRTC4_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC4_CRTC_H_SYNC_B                                                                          0x0ed7
#define mmCRTC4_CRTC_H_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC4_CRTC_H_SYNC_B_CNTL                                                                     0x0ed8
#define mmCRTC4_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC4_CRTC_VBI_END                                                                           0x0ed9
#define mmCRTC4_CRTC_VBI_END_BASE_IDX                                                                  2
#define mmCRTC4_CRTC_V_TOTAL                                                                           0x0eda
#define mmCRTC4_CRTC_V_TOTAL_BASE_IDX                                                                  2
#define mmCRTC4_CRTC_V_TOTAL_MIN                                                                       0x0edb
#define mmCRTC4_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2
#define mmCRTC4_CRTC_V_TOTAL_MAX                                                                       0x0edc
#define mmCRTC4_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2
#define mmCRTC4_CRTC_V_TOTAL_CONTROL                                                                   0x0edd
#define mmCRTC4_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2
#define mmCRTC4_CRTC_V_TOTAL_INT_STATUS                                                                0x0ede
#define mmCRTC4_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2
#define mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS                                                              0x0edf
#define mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2
#define mmCRTC4_CRTC_V_BLANK_START_END                                                                 0x0ee0
#define mmCRTC4_CRTC_V_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC4_CRTC_V_SYNC_A                                                                          0x0ee1
#define mmCRTC4_CRTC_V_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC4_CRTC_V_SYNC_A_CNTL                                                                     0x0ee2
#define mmCRTC4_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC4_CRTC_V_SYNC_B                                                                          0x0ee3
#define mmCRTC4_CRTC_V_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC4_CRTC_V_SYNC_B_CNTL                                                                     0x0ee4
#define mmCRTC4_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC4_CRTC_DTMTEST_CNTL                                                                      0x0ee5
#define mmCRTC4_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2
#define mmCRTC4_CRTC_DTMTEST_STATUS_POSITION                                                           0x0ee6
#define mmCRTC4_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2
#define mmCRTC4_CRTC_TRIGA_CNTL                                                                        0x0ee7
#define mmCRTC4_CRTC_TRIGA_CNTL_BASE_IDX                                                               2
#define mmCRTC4_CRTC_TRIGA_MANUAL_TRIG                                                                 0x0ee8
#define mmCRTC4_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC4_CRTC_TRIGB_CNTL                                                                        0x0ee9
#define mmCRTC4_CRTC_TRIGB_CNTL_BASE_IDX                                                               2
#define mmCRTC4_CRTC_TRIGB_MANUAL_TRIG                                                                 0x0eea
#define mmCRTC4_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x0eeb
#define mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2
#define mmCRTC4_CRTC_FLOW_CONTROL                                                                      0x0eec
#define mmCRTC4_CRTC_FLOW_CONTROL_BASE_IDX                                                             2
#define mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x0eed
#define mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2
#define mmCRTC4_CRTC_AVSYNC_COUNTER                                                                    0x0eee
#define mmCRTC4_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2
#define mmCRTC4_CRTC_CONTROL                                                                           0x0eef
#define mmCRTC4_CRTC_CONTROL_BASE_IDX                                                                  2
#define mmCRTC4_CRTC_BLANK_CONTROL                                                                     0x0ef0
#define mmCRTC4_CRTC_BLANK_CONTROL_BASE_IDX                                                            2
#define mmCRTC4_CRTC_INTERLACE_CONTROL                                                                 0x0ef1
#define mmCRTC4_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2
#define mmCRTC4_CRTC_INTERLACE_STATUS                                                                  0x0ef2
#define mmCRTC4_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2
#define mmCRTC4_CRTC_FIELD_INDICATION_CONTROL                                                          0x0ef3
#define mmCRTC4_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2
#define mmCRTC4_CRTC_PIXEL_DATA_READBACK0                                                              0x0ef4
#define mmCRTC4_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2
#define mmCRTC4_CRTC_PIXEL_DATA_READBACK1                                                              0x0ef5
#define mmCRTC4_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2
#define mmCRTC4_CRTC_STATUS                                                                            0x0ef6
#define mmCRTC4_CRTC_STATUS_BASE_IDX                                                                   2
#define mmCRTC4_CRTC_STATUS_POSITION                                                                   0x0ef7
#define mmCRTC4_CRTC_STATUS_POSITION_BASE_IDX                                                          2
#define mmCRTC4_CRTC_NOM_VERT_POSITION                                                                 0x0ef8
#define mmCRTC4_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2
#define mmCRTC4_CRTC_STATUS_FRAME_COUNT                                                                0x0ef9
#define mmCRTC4_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2
#define mmCRTC4_CRTC_STATUS_VF_COUNT                                                                   0x0efa
#define mmCRTC4_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2
#define mmCRTC4_CRTC_STATUS_HV_COUNT                                                                   0x0efb
#define mmCRTC4_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2
#define mmCRTC4_CRTC_COUNT_CONTROL                                                                     0x0efc
#define mmCRTC4_CRTC_COUNT_CONTROL_BASE_IDX                                                            2
#define mmCRTC4_CRTC_COUNT_RESET                                                                       0x0efd
#define mmCRTC4_CRTC_COUNT_RESET_BASE_IDX                                                              2
#define mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x0efe
#define mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2
#define mmCRTC4_CRTC_VERT_SYNC_CONTROL                                                                 0x0eff
#define mmCRTC4_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2
#define mmCRTC4_CRTC_STEREO_STATUS                                                                     0x0f00
#define mmCRTC4_CRTC_STEREO_STATUS_BASE_IDX                                                            2
#define mmCRTC4_CRTC_STEREO_CONTROL                                                                    0x0f01
#define mmCRTC4_CRTC_STEREO_CONTROL_BASE_IDX                                                           2
#define mmCRTC4_CRTC_SNAPSHOT_STATUS                                                                   0x0f02
#define mmCRTC4_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2
#define mmCRTC4_CRTC_SNAPSHOT_CONTROL                                                                  0x0f03
#define mmCRTC4_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2
#define mmCRTC4_CRTC_SNAPSHOT_POSITION                                                                 0x0f04
#define mmCRTC4_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2
#define mmCRTC4_CRTC_SNAPSHOT_FRAME                                                                    0x0f05
#define mmCRTC4_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2
#define mmCRTC4_CRTC_START_LINE_CONTROL                                                                0x0f06
#define mmCRTC4_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2
#define mmCRTC4_CRTC_INTERRUPT_CONTROL                                                                 0x0f07
#define mmCRTC4_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2
#define mmCRTC4_CRTC_UPDATE_LOCK                                                                       0x0f08
#define mmCRTC4_CRTC_UPDATE_LOCK_BASE_IDX                                                              2
#define mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x0f09
#define mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2
#define mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x0f0a
#define mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2
#define mmCRTC4_CRTC_TEST_PATTERN_CONTROL                                                              0x0f0b
#define mmCRTC4_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2
#define mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS                                                           0x0f0c
#define mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2
#define mmCRTC4_CRTC_TEST_PATTERN_COLOR                                                                0x0f0d
#define mmCRTC4_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2
#define mmCRTC4_CRTC_MASTER_UPDATE_LOCK                                                                0x0f0e
#define mmCRTC4_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2
#define mmCRTC4_CRTC_MASTER_UPDATE_MODE                                                                0x0f0f
#define mmCRTC4_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2
#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x0f10
#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2
#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x0f11
#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2
#define mmCRTC4_CRTC_MVP_STATUS                                                                        0x0f12
#define mmCRTC4_CRTC_MVP_STATUS_BASE_IDX                                                               2
#define mmCRTC4_CRTC_MASTER_EN                                                                         0x0f13
#define mmCRTC4_CRTC_MASTER_EN_BASE_IDX                                                                2
#define mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x0f14
#define mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2
#define mmCRTC4_CRTC_V_UPDATE_INT_STATUS                                                               0x0f15
#define mmCRTC4_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2
#define mmCRTC4_CRTC_OVERSCAN_COLOR                                                                    0x0f17
#define mmCRTC4_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2
#define mmCRTC4_CRTC_OVERSCAN_COLOR_EXT                                                                0x0f18
#define mmCRTC4_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2
#define mmCRTC4_CRTC_BLANK_DATA_COLOR                                                                  0x0f19
#define mmCRTC4_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2
#define mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT                                                              0x0f1a
#define mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2
#define mmCRTC4_CRTC_BLACK_COLOR                                                                       0x0f1b
#define mmCRTC4_CRTC_BLACK_COLOR_BASE_IDX                                                              2
#define mmCRTC4_CRTC_BLACK_COLOR_EXT                                                                   0x0f1c
#define mmCRTC4_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x0f1d
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x0f1e
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x0f1f
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x0f20
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x0f21
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x0f22
#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2
#define mmCRTC4_CRTC_CRC_CNTL                                                                          0x0f23
#define mmCRTC4_CRTC_CRC_CNTL_BASE_IDX                                                                 2
#define mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x0f24
#define mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x0f25
#define mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x0f26
#define mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x0f27
#define mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC4_CRTC_CRC0_DATA_RG                                                                      0x0f28
#define mmCRTC4_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2
#define mmCRTC4_CRTC_CRC0_DATA_B                                                                       0x0f29
#define mmCRTC4_CRTC_CRC0_DATA_B_BASE_IDX                                                              2
#define mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x0f2a
#define mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x0f2b
#define mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x0f2c
#define mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x0f2d
#define mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC4_CRTC_CRC1_DATA_RG                                                                      0x0f2e
#define mmCRTC4_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2
#define mmCRTC4_CRTC_CRC1_DATA_B                                                                       0x0f2f
#define mmCRTC4_CRTC_CRC1_DATA_B_BASE_IDX                                                              2
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x0f30
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x0f31
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x0f32
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x0f33
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x0f34
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x0f35
#define mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2
#define mmCRTC4_CRTC_STATIC_SCREEN_CONTROL                                                             0x0f36
#define mmCRTC4_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2
#define mmCRTC4_CRTC_3D_STRUCTURE_CONTROL                                                              0x0f37
#define mmCRTC4_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2
#define mmCRTC4_CRTC_GSL_VSYNC_GAP                                                                     0x0f38
#define mmCRTC4_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2
#define mmCRTC4_CRTC_GSL_WINDOW                                                                        0x0f39
#define mmCRTC4_CRTC_GSL_WINDOW_BASE_IDX                                                               2
#define mmCRTC4_CRTC_GSL_CONTROL                                                                       0x0f3a
#define mmCRTC4_CRTC_GSL_CONTROL_BASE_IDX                                                              2
#define mmCRTC4_CRTC_RANGE_TIMING_INT_STATUS                                                           0x0f3d
#define mmCRTC4_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2
#define mmCRTC4_CRTC_DRR_CONTROL                                                                       0x0f3e
#define mmCRTC4_CRTC_DRR_CONTROL_BASE_IDX                                                              2


// addressBlock: dce_dc_fmt4_dispdec
// base address: 0x2000
#define mmFMT4_FMT_CLAMP_COMPONENT_R                                                                   0x0f42
#define mmFMT4_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2
#define mmFMT4_FMT_CLAMP_COMPONENT_G                                                                   0x0f43
#define mmFMT4_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2
#define mmFMT4_FMT_CLAMP_COMPONENT_B                                                                   0x0f44
#define mmFMT4_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2
#define mmFMT4_FMT_DYNAMIC_EXP_CNTL                                                                    0x0f45
#define mmFMT4_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2
#define mmFMT4_FMT_CONTROL                                                                             0x0f46
#define mmFMT4_FMT_CONTROL_BASE_IDX                                                                    2
#define mmFMT4_FMT_BIT_DEPTH_CONTROL                                                                   0x0f47
#define mmFMT4_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2
#define mmFMT4_FMT_DITHER_RAND_R_SEED                                                                  0x0f48
#define mmFMT4_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2
#define mmFMT4_FMT_DITHER_RAND_G_SEED                                                                  0x0f49
#define mmFMT4_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2
#define mmFMT4_FMT_DITHER_RAND_B_SEED                                                                  0x0f4a
#define mmFMT4_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2
#define mmFMT4_FMT_CLAMP_CNTL                                                                          0x0f4e
#define mmFMT4_FMT_CLAMP_CNTL_BASE_IDX                                                                 2
#define mmFMT4_FMT_CRC_CNTL                                                                            0x0f4f
#define mmFMT4_FMT_CRC_CNTL_BASE_IDX                                                                   2
#define mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x0f50
#define mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2
#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x0f51
#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2
#define mmFMT4_FMT_CRC_SIG_RED_GREEN                                                                   0x0f52
#define mmFMT4_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2
#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL                                                                0x0f53
#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2
#define mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x0f54
#define mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2
#define mmFMT4_FMT_420_HBLANK_EARLY_START                                                              0x0f55
#define mmFMT4_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2


// addressBlock: dce_dc_dcp5_dispdec
// base address: 0x2800
#define mmDCP5_GRPH_ENABLE                                                                             0x0f5a
#define mmDCP5_GRPH_ENABLE_BASE_IDX                                                                    2
#define mmDCP5_GRPH_CONTROL                                                                            0x0f5b
#define mmDCP5_GRPH_CONTROL_BASE_IDX                                                                   2
#define mmDCP5_GRPH_LUT_10BIT_BYPASS                                                                   0x0f5c
#define mmDCP5_GRPH_LUT_10BIT_BYPASS_BASE_IDX                                                          2
#define mmDCP5_GRPH_SWAP_CNTL                                                                          0x0f5d
#define mmDCP5_GRPH_SWAP_CNTL_BASE_IDX                                                                 2
#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS                                                            0x0f5e
#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                                   2
#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS                                                          0x0f5f
#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                                 2
#define mmDCP5_GRPH_PITCH                                                                              0x0f60
#define mmDCP5_GRPH_PITCH_BASE_IDX                                                                     2
#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                                       0x0f61
#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                              2
#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                                     0x0f62
#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                            2
#define mmDCP5_GRPH_SURFACE_OFFSET_X                                                                   0x0f63
#define mmDCP5_GRPH_SURFACE_OFFSET_X_BASE_IDX                                                          2
#define mmDCP5_GRPH_SURFACE_OFFSET_Y                                                                   0x0f64
#define mmDCP5_GRPH_SURFACE_OFFSET_Y_BASE_IDX                                                          2
#define mmDCP5_GRPH_X_START                                                                            0x0f65
#define mmDCP5_GRPH_X_START_BASE_IDX                                                                   2
#define mmDCP5_GRPH_Y_START                                                                            0x0f66
#define mmDCP5_GRPH_Y_START_BASE_IDX                                                                   2
#define mmDCP5_GRPH_X_END                                                                              0x0f67
#define mmDCP5_GRPH_X_END_BASE_IDX                                                                     2
#define mmDCP5_GRPH_Y_END                                                                              0x0f68
#define mmDCP5_GRPH_Y_END_BASE_IDX                                                                     2
#define mmDCP5_INPUT_GAMMA_CONTROL                                                                     0x0f69
#define mmDCP5_INPUT_GAMMA_CONTROL_BASE_IDX                                                            2
#define mmDCP5_GRPH_UPDATE                                                                             0x0f6a
#define mmDCP5_GRPH_UPDATE_BASE_IDX                                                                    2
#define mmDCP5_GRPH_FLIP_CONTROL                                                                       0x0f6b
#define mmDCP5_GRPH_FLIP_CONTROL_BASE_IDX                                                              2
#define mmDCP5_GRPH_SURFACE_ADDRESS_INUSE                                                              0x0f6c
#define mmDCP5_GRPH_SURFACE_ADDRESS_INUSE_BASE_IDX                                                     2
#define mmDCP5_GRPH_DFQ_CONTROL                                                                        0x0f6d
#define mmDCP5_GRPH_DFQ_CONTROL_BASE_IDX                                                               2
#define mmDCP5_GRPH_DFQ_STATUS                                                                         0x0f6e
#define mmDCP5_GRPH_DFQ_STATUS_BASE_IDX                                                                2
#define mmDCP5_GRPH_INTERRUPT_STATUS                                                                   0x0f6f
#define mmDCP5_GRPH_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDCP5_GRPH_INTERRUPT_CONTROL                                                                  0x0f70
#define mmDCP5_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                         2
#define mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                                         0x0f71
#define mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE_BASE_IDX                                                2
#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS                                                           0x0f72
#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_BASE_IDX                                                  2
#define mmDCP5_GRPH_COMPRESS_PITCH                                                                     0x0f73
#define mmDCP5_GRPH_COMPRESS_PITCH_BASE_IDX                                                            2
#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                                      0x0f74
#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_BASE_IDX                                             2
#define mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                                     0x0f75
#define mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                            2
#define mmDCP5_PRESCALE_GRPH_CONTROL                                                                   0x0f76
#define mmDCP5_PRESCALE_GRPH_CONTROL_BASE_IDX                                                          2
#define mmDCP5_PRESCALE_VALUES_GRPH_R                                                                  0x0f77
#define mmDCP5_PRESCALE_VALUES_GRPH_R_BASE_IDX                                                         2
#define mmDCP5_PRESCALE_VALUES_GRPH_G                                                                  0x0f78
#define mmDCP5_PRESCALE_VALUES_GRPH_G_BASE_IDX                                                         2
#define mmDCP5_PRESCALE_VALUES_GRPH_B                                                                  0x0f79
#define mmDCP5_PRESCALE_VALUES_GRPH_B_BASE_IDX                                                         2
#define mmDCP5_INPUT_CSC_CONTROL                                                                       0x0f7a
#define mmDCP5_INPUT_CSC_CONTROL_BASE_IDX                                                              2
#define mmDCP5_INPUT_CSC_C11_C12                                                                       0x0f7b
#define mmDCP5_INPUT_CSC_C11_C12_BASE_IDX                                                              2
#define mmDCP5_INPUT_CSC_C13_C14                                                                       0x0f7c
#define mmDCP5_INPUT_CSC_C13_C14_BASE_IDX                                                              2
#define mmDCP5_INPUT_CSC_C21_C22                                                                       0x0f7d
#define mmDCP5_INPUT_CSC_C21_C22_BASE_IDX                                                              2
#define mmDCP5_INPUT_CSC_C23_C24                                                                       0x0f7e
#define mmDCP5_INPUT_CSC_C23_C24_BASE_IDX                                                              2
#define mmDCP5_INPUT_CSC_C31_C32                                                                       0x0f7f
#define mmDCP5_INPUT_CSC_C31_C32_BASE_IDX                                                              2
#define mmDCP5_INPUT_CSC_C33_C34                                                                       0x0f80
#define mmDCP5_INPUT_CSC_C33_C34_BASE_IDX                                                              2
#define mmDCP5_OUTPUT_CSC_CONTROL                                                                      0x0f81
#define mmDCP5_OUTPUT_CSC_CONTROL_BASE_IDX                                                             2
#define mmDCP5_OUTPUT_CSC_C11_C12                                                                      0x0f82
#define mmDCP5_OUTPUT_CSC_C11_C12_BASE_IDX                                                             2
#define mmDCP5_OUTPUT_CSC_C13_C14                                                                      0x0f83
#define mmDCP5_OUTPUT_CSC_C13_C14_BASE_IDX                                                             2
#define mmDCP5_OUTPUT_CSC_C21_C22                                                                      0x0f84
#define mmDCP5_OUTPUT_CSC_C21_C22_BASE_IDX                                                             2
#define mmDCP5_OUTPUT_CSC_C23_C24                                                                      0x0f85
#define mmDCP5_OUTPUT_CSC_C23_C24_BASE_IDX                                                             2
#define mmDCP5_OUTPUT_CSC_C31_C32                                                                      0x0f86
#define mmDCP5_OUTPUT_CSC_C31_C32_BASE_IDX                                                             2
#define mmDCP5_OUTPUT_CSC_C33_C34                                                                      0x0f87
#define mmDCP5_OUTPUT_CSC_C33_C34_BASE_IDX                                                             2
#define mmDCP5_COMM_MATRIXA_TRANS_C11_C12                                                              0x0f88
#define mmDCP5_COMM_MATRIXA_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXA_TRANS_C13_C14                                                              0x0f89
#define mmDCP5_COMM_MATRIXA_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXA_TRANS_C21_C22                                                              0x0f8a
#define mmDCP5_COMM_MATRIXA_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXA_TRANS_C23_C24                                                              0x0f8b
#define mmDCP5_COMM_MATRIXA_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXA_TRANS_C31_C32                                                              0x0f8c
#define mmDCP5_COMM_MATRIXA_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXA_TRANS_C33_C34                                                              0x0f8d
#define mmDCP5_COMM_MATRIXA_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXB_TRANS_C11_C12                                                              0x0f8e
#define mmDCP5_COMM_MATRIXB_TRANS_C11_C12_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXB_TRANS_C13_C14                                                              0x0f8f
#define mmDCP5_COMM_MATRIXB_TRANS_C13_C14_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXB_TRANS_C21_C22                                                              0x0f90
#define mmDCP5_COMM_MATRIXB_TRANS_C21_C22_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXB_TRANS_C23_C24                                                              0x0f91
#define mmDCP5_COMM_MATRIXB_TRANS_C23_C24_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXB_TRANS_C31_C32                                                              0x0f92
#define mmDCP5_COMM_MATRIXB_TRANS_C31_C32_BASE_IDX                                                     2
#define mmDCP5_COMM_MATRIXB_TRANS_C33_C34                                                              0x0f93
#define mmDCP5_COMM_MATRIXB_TRANS_C33_C34_BASE_IDX                                                     2
#define mmDCP5_DENORM_CONTROL                                                                          0x0f94
#define mmDCP5_DENORM_CONTROL_BASE_IDX                                                                 2
#define mmDCP5_OUT_ROUND_CONTROL                                                                       0x0f95
#define mmDCP5_OUT_ROUND_CONTROL_BASE_IDX                                                              2
#define mmDCP5_OUT_CLAMP_CONTROL_R_CR                                                                  0x0f96
#define mmDCP5_OUT_CLAMP_CONTROL_R_CR_BASE_IDX                                                         2
#define mmDCP5_OUT_CLAMP_CONTROL_G_Y                                                                   0x0f97
#define mmDCP5_OUT_CLAMP_CONTROL_G_Y_BASE_IDX                                                          2
#define mmDCP5_OUT_CLAMP_CONTROL_B_CB                                                                  0x0f98
#define mmDCP5_OUT_CLAMP_CONTROL_B_CB_BASE_IDX                                                         2
#define mmDCP5_KEY_CONTROL                                                                             0x0f99
#define mmDCP5_KEY_CONTROL_BASE_IDX                                                                    2
#define mmDCP5_KEY_RANGE_ALPHA                                                                         0x0f9a
#define mmDCP5_KEY_RANGE_ALPHA_BASE_IDX                                                                2
#define mmDCP5_KEY_RANGE_RED                                                                           0x0f9b
#define mmDCP5_KEY_RANGE_RED_BASE_IDX                                                                  2
#define mmDCP5_KEY_RANGE_GREEN                                                                         0x0f9c
#define mmDCP5_KEY_RANGE_GREEN_BASE_IDX                                                                2
#define mmDCP5_KEY_RANGE_BLUE                                                                          0x0f9d
#define mmDCP5_KEY_RANGE_BLUE_BASE_IDX                                                                 2
#define mmDCP5_DEGAMMA_CONTROL                                                                         0x0f9e
#define mmDCP5_DEGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP5_GAMUT_REMAP_CONTROL                                                                     0x0f9f
#define mmDCP5_GAMUT_REMAP_CONTROL_BASE_IDX                                                            2
#define mmDCP5_GAMUT_REMAP_C11_C12                                                                     0x0fa0
#define mmDCP5_GAMUT_REMAP_C11_C12_BASE_IDX                                                            2
#define mmDCP5_GAMUT_REMAP_C13_C14                                                                     0x0fa1
#define mmDCP5_GAMUT_REMAP_C13_C14_BASE_IDX                                                            2
#define mmDCP5_GAMUT_REMAP_C21_C22                                                                     0x0fa2
#define mmDCP5_GAMUT_REMAP_C21_C22_BASE_IDX                                                            2
#define mmDCP5_GAMUT_REMAP_C23_C24                                                                     0x0fa3
#define mmDCP5_GAMUT_REMAP_C23_C24_BASE_IDX                                                            2
#define mmDCP5_GAMUT_REMAP_C31_C32                                                                     0x0fa4
#define mmDCP5_GAMUT_REMAP_C31_C32_BASE_IDX                                                            2
#define mmDCP5_GAMUT_REMAP_C33_C34                                                                     0x0fa5
#define mmDCP5_GAMUT_REMAP_C33_C34_BASE_IDX                                                            2
#define mmDCP5_DCP_SPATIAL_DITHER_CNTL                                                                 0x0fa6
#define mmDCP5_DCP_SPATIAL_DITHER_CNTL_BASE_IDX                                                        2
#define mmDCP5_DCP_RANDOM_SEEDS                                                                        0x0fa7
#define mmDCP5_DCP_RANDOM_SEEDS_BASE_IDX                                                               2
#define mmDCP5_DCP_FP_CONVERTED_FIELD                                                                  0x0fa8
#define mmDCP5_DCP_FP_CONVERTED_FIELD_BASE_IDX                                                         2
#define mmDCP5_CUR_CONTROL                                                                             0x0fa9
#define mmDCP5_CUR_CONTROL_BASE_IDX                                                                    2
#define mmDCP5_CUR_SURFACE_ADDRESS                                                                     0x0faa
#define mmDCP5_CUR_SURFACE_ADDRESS_BASE_IDX                                                            2
#define mmDCP5_CUR_SIZE                                                                                0x0fab
#define mmDCP5_CUR_SIZE_BASE_IDX                                                                       2
#define mmDCP5_CUR_SURFACE_ADDRESS_HIGH                                                                0x0fac
#define mmDCP5_CUR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                       2
#define mmDCP5_CUR_POSITION                                                                            0x0fad
#define mmDCP5_CUR_POSITION_BASE_IDX                                                                   2
#define mmDCP5_CUR_HOT_SPOT                                                                            0x0fae
#define mmDCP5_CUR_HOT_SPOT_BASE_IDX                                                                   2
#define mmDCP5_CUR_COLOR1                                                                              0x0faf
#define mmDCP5_CUR_COLOR1_BASE_IDX                                                                     2
#define mmDCP5_CUR_COLOR2                                                                              0x0fb0
#define mmDCP5_CUR_COLOR2_BASE_IDX                                                                     2
#define mmDCP5_CUR_UPDATE                                                                              0x0fb1
#define mmDCP5_CUR_UPDATE_BASE_IDX                                                                     2
#define mmDCP5_CUR_REQUEST_FILTER_CNTL                                                                 0x0fbb
#define mmDCP5_CUR_REQUEST_FILTER_CNTL_BASE_IDX                                                        2
#define mmDCP5_CUR_STEREO_CONTROL                                                                      0x0fbc
#define mmDCP5_CUR_STEREO_CONTROL_BASE_IDX                                                             2
#define mmDCP5_DC_LUT_RW_MODE                                                                          0x0fbe
#define mmDCP5_DC_LUT_RW_MODE_BASE_IDX                                                                 2
#define mmDCP5_DC_LUT_RW_INDEX                                                                         0x0fbf
#define mmDCP5_DC_LUT_RW_INDEX_BASE_IDX                                                                2
#define mmDCP5_DC_LUT_SEQ_COLOR                                                                        0x0fc0
#define mmDCP5_DC_LUT_SEQ_COLOR_BASE_IDX                                                               2
#define mmDCP5_DC_LUT_PWL_DATA                                                                         0x0fc1
#define mmDCP5_DC_LUT_PWL_DATA_BASE_IDX                                                                2
#define mmDCP5_DC_LUT_30_COLOR                                                                         0x0fc2
#define mmDCP5_DC_LUT_30_COLOR_BASE_IDX                                                                2
#define mmDCP5_DC_LUT_VGA_ACCESS_ENABLE                                                                0x0fc3
#define mmDCP5_DC_LUT_VGA_ACCESS_ENABLE_BASE_IDX                                                       2
#define mmDCP5_DC_LUT_WRITE_EN_MASK                                                                    0x0fc4
#define mmDCP5_DC_LUT_WRITE_EN_MASK_BASE_IDX                                                           2
#define mmDCP5_DC_LUT_AUTOFILL                                                                         0x0fc5
#define mmDCP5_DC_LUT_AUTOFILL_BASE_IDX                                                                2
#define mmDCP5_DC_LUT_CONTROL                                                                          0x0fc6
#define mmDCP5_DC_LUT_CONTROL_BASE_IDX                                                                 2
#define mmDCP5_DC_LUT_BLACK_OFFSET_BLUE                                                                0x0fc7
#define mmDCP5_DC_LUT_BLACK_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP5_DC_LUT_BLACK_OFFSET_GREEN                                                               0x0fc8
#define mmDCP5_DC_LUT_BLACK_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP5_DC_LUT_BLACK_OFFSET_RED                                                                 0x0fc9
#define mmDCP5_DC_LUT_BLACK_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP5_DC_LUT_WHITE_OFFSET_BLUE                                                                0x0fca
#define mmDCP5_DC_LUT_WHITE_OFFSET_BLUE_BASE_IDX                                                       2
#define mmDCP5_DC_LUT_WHITE_OFFSET_GREEN                                                               0x0fcb
#define mmDCP5_DC_LUT_WHITE_OFFSET_GREEN_BASE_IDX                                                      2
#define mmDCP5_DC_LUT_WHITE_OFFSET_RED                                                                 0x0fcc
#define mmDCP5_DC_LUT_WHITE_OFFSET_RED_BASE_IDX                                                        2
#define mmDCP5_DCP_CRC_CONTROL                                                                         0x0fcd
#define mmDCP5_DCP_CRC_CONTROL_BASE_IDX                                                                2
#define mmDCP5_DCP_CRC_MASK                                                                            0x0fce
#define mmDCP5_DCP_CRC_MASK_BASE_IDX                                                                   2
#define mmDCP5_DCP_CRC_CURRENT                                                                         0x0fcf
#define mmDCP5_DCP_CRC_CURRENT_BASE_IDX                                                                2
#define mmDCP5_DVMM_PTE_CONTROL                                                                        0x0fd0
#define mmDCP5_DVMM_PTE_CONTROL_BASE_IDX                                                               2
#define mmDCP5_DCP_CRC_LAST                                                                            0x0fd1
#define mmDCP5_DCP_CRC_LAST_BASE_IDX                                                                   2
#define mmDCP5_DVMM_PTE_ARB_CONTROL                                                                    0x0fd2
#define mmDCP5_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                           2
#define mmDCP5_GRPH_FLIP_RATE_CNTL                                                                     0x0fd4
#define mmDCP5_GRPH_FLIP_RATE_CNTL_BASE_IDX                                                            2
#define mmDCP5_DCP_GSL_CONTROL                                                                         0x0fd5
#define mmDCP5_DCP_GSL_CONTROL_BASE_IDX                                                                2
#define mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x0fd6
#define mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2
#define mmDCP5_GRPH_STEREOSYNC_FLIP                                                                    0x0fdc
#define mmDCP5_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                           2
#define mmDCP5_HW_ROTATION                                                                             0x0fde
#define mmDCP5_HW_ROTATION_BASE_IDX                                                                    2
#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                                      0x0fdf
#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL_BASE_IDX                                             2
#define mmDCP5_REGAMMA_CONTROL                                                                         0x0fe0
#define mmDCP5_REGAMMA_CONTROL_BASE_IDX                                                                2
#define mmDCP5_REGAMMA_LUT_INDEX                                                                       0x0fe1
#define mmDCP5_REGAMMA_LUT_INDEX_BASE_IDX                                                              2
#define mmDCP5_REGAMMA_LUT_DATA                                                                        0x0fe2
#define mmDCP5_REGAMMA_LUT_DATA_BASE_IDX                                                               2
#define mmDCP5_REGAMMA_LUT_WRITE_EN_MASK                                                               0x0fe3
#define mmDCP5_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                                      2
#define mmDCP5_REGAMMA_CNTLA_START_CNTL                                                                0x0fe4
#define mmDCP5_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL                                                                0x0fe5
#define mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLA_END_CNTL1                                                                 0x0fe6
#define mmDCP5_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                                        2
#define mmDCP5_REGAMMA_CNTLA_END_CNTL2                                                                 0x0fe7
#define mmDCP5_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                                        2
#define mmDCP5_REGAMMA_CNTLA_REGION_0_1                                                                0x0fe8
#define mmDCP5_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLA_REGION_2_3                                                                0x0fe9
#define mmDCP5_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLA_REGION_4_5                                                                0x0fea
#define mmDCP5_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLA_REGION_6_7                                                                0x0feb
#define mmDCP5_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLA_REGION_8_9                                                                0x0fec
#define mmDCP5_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLA_REGION_10_11                                                              0x0fed
#define mmDCP5_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                                     2
#define mmDCP5_REGAMMA_CNTLA_REGION_12_13                                                              0x0fee
#define mmDCP5_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                                     2
#define mmDCP5_REGAMMA_CNTLA_REGION_14_15                                                              0x0fef
#define mmDCP5_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                                     2
#define mmDCP5_REGAMMA_CNTLB_START_CNTL                                                                0x0ff0
#define mmDCP5_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL                                                                0x0ff1
#define mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLB_END_CNTL1                                                                 0x0ff2
#define mmDCP5_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                                        2
#define mmDCP5_REGAMMA_CNTLB_END_CNTL2                                                                 0x0ff3
#define mmDCP5_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                                        2
#define mmDCP5_REGAMMA_CNTLB_REGION_0_1                                                                0x0ff4
#define mmDCP5_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLB_REGION_2_3                                                                0x0ff5
#define mmDCP5_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLB_REGION_4_5                                                                0x0ff6
#define mmDCP5_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLB_REGION_6_7                                                                0x0ff7
#define mmDCP5_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLB_REGION_8_9                                                                0x0ff8
#define mmDCP5_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                                       2
#define mmDCP5_REGAMMA_CNTLB_REGION_10_11                                                              0x0ff9
#define mmDCP5_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                                     2
#define mmDCP5_REGAMMA_CNTLB_REGION_12_13                                                              0x0ffa
#define mmDCP5_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                                     2
#define mmDCP5_REGAMMA_CNTLB_REGION_14_15                                                              0x0ffb
#define mmDCP5_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                                     2
#define mmDCP5_ALPHA_CONTROL                                                                           0x0ffc
#define mmDCP5_ALPHA_CONTROL_BASE_IDX                                                                  2
#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                                      0x0ffd
#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_BASE_IDX                                             2
#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                                                 0x0ffe
#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2
#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                                    0x0fff
#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS_BASE_IDX                                           2
#define mmDCP5_GRPH_XDMA_FLIP_TIMEOUT                                                                  0x1000
#define mmDCP5_GRPH_XDMA_FLIP_TIMEOUT_BASE_IDX                                                         2
#define mmDCP5_GRPH_XDMA_FLIP_AVG_DELAY                                                                0x1001
#define mmDCP5_GRPH_XDMA_FLIP_AVG_DELAY_BASE_IDX                                                       2
#define mmDCP5_GRPH_SURFACE_COUNTER_CONTROL                                                            0x1002
#define mmDCP5_GRPH_SURFACE_COUNTER_CONTROL_BASE_IDX                                                   2
#define mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT                                                             0x1003
#define mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT_BASE_IDX                                                    2


// addressBlock: dce_dc_lb5_dispdec
// base address: 0x2800
#define mmLB5_LB_DATA_FORMAT                                                                           0x101a
#define mmLB5_LB_DATA_FORMAT_BASE_IDX                                                                  2
#define mmLB5_LB_MEMORY_CTRL                                                                           0x101b
#define mmLB5_LB_MEMORY_CTRL_BASE_IDX                                                                  2
#define mmLB5_LB_MEMORY_SIZE_STATUS                                                                    0x101c
#define mmLB5_LB_MEMORY_SIZE_STATUS_BASE_IDX                                                           2
#define mmLB5_LB_DESKTOP_HEIGHT                                                                        0x101d
#define mmLB5_LB_DESKTOP_HEIGHT_BASE_IDX                                                               2
#define mmLB5_LB_VLINE_START_END                                                                       0x101e
#define mmLB5_LB_VLINE_START_END_BASE_IDX                                                              2
#define mmLB5_LB_VLINE2_START_END                                                                      0x101f
#define mmLB5_LB_VLINE2_START_END_BASE_IDX                                                             2
#define mmLB5_LB_V_COUNTER                                                                             0x1020
#define mmLB5_LB_V_COUNTER_BASE_IDX                                                                    2
#define mmLB5_LB_SNAPSHOT_V_COUNTER                                                                    0x1021
#define mmLB5_LB_SNAPSHOT_V_COUNTER_BASE_IDX                                                           2
#define mmLB5_LB_INTERRUPT_MASK                                                                        0x1022
#define mmLB5_LB_INTERRUPT_MASK_BASE_IDX                                                               2
#define mmLB5_LB_VLINE_STATUS                                                                          0x1023
#define mmLB5_LB_VLINE_STATUS_BASE_IDX                                                                 2
#define mmLB5_LB_VLINE2_STATUS                                                                         0x1024
#define mmLB5_LB_VLINE2_STATUS_BASE_IDX                                                                2
#define mmLB5_LB_VBLANK_STATUS                                                                         0x1025
#define mmLB5_LB_VBLANK_STATUS_BASE_IDX                                                                2
#define mmLB5_LB_SYNC_RESET_SEL                                                                        0x1026
#define mmLB5_LB_SYNC_RESET_SEL_BASE_IDX                                                               2
#define mmLB5_LB_BLACK_KEYER_R_CR                                                                      0x1027
#define mmLB5_LB_BLACK_KEYER_R_CR_BASE_IDX                                                             2
#define mmLB5_LB_BLACK_KEYER_G_Y                                                                       0x1028
#define mmLB5_LB_BLACK_KEYER_G_Y_BASE_IDX                                                              2
#define mmLB5_LB_BLACK_KEYER_B_CB                                                                      0x1029
#define mmLB5_LB_BLACK_KEYER_B_CB_BASE_IDX                                                             2
#define mmLB5_LB_KEYER_COLOR_CTRL                                                                      0x102a
#define mmLB5_LB_KEYER_COLOR_CTRL_BASE_IDX                                                             2
#define mmLB5_LB_KEYER_COLOR_R_CR                                                                      0x102b
#define mmLB5_LB_KEYER_COLOR_R_CR_BASE_IDX                                                             2
#define mmLB5_LB_KEYER_COLOR_G_Y                                                                       0x102c
#define mmLB5_LB_KEYER_COLOR_G_Y_BASE_IDX                                                              2
#define mmLB5_LB_KEYER_COLOR_B_CB                                                                      0x102d
#define mmLB5_LB_KEYER_COLOR_B_CB_BASE_IDX                                                             2
#define mmLB5_LB_KEYER_COLOR_REP_R_CR                                                                  0x102e
#define mmLB5_LB_KEYER_COLOR_REP_R_CR_BASE_IDX                                                         2
#define mmLB5_LB_KEYER_COLOR_REP_G_Y                                                                   0x102f
#define mmLB5_LB_KEYER_COLOR_REP_G_Y_BASE_IDX                                                          2
#define mmLB5_LB_KEYER_COLOR_REP_B_CB                                                                  0x1030
#define mmLB5_LB_KEYER_COLOR_REP_B_CB_BASE_IDX                                                         2
#define mmLB5_LB_BUFFER_LEVEL_STATUS                                                                   0x1031
#define mmLB5_LB_BUFFER_LEVEL_STATUS_BASE_IDX                                                          2
#define mmLB5_LB_BUFFER_URGENCY_CTRL                                                                   0x1032
#define mmLB5_LB_BUFFER_URGENCY_CTRL_BASE_IDX                                                          2
#define mmLB5_LB_BUFFER_URGENCY_STATUS                                                                 0x1033
#define mmLB5_LB_BUFFER_URGENCY_STATUS_BASE_IDX                                                        2
#define mmLB5_LB_BUFFER_STATUS                                                                         0x1034
#define mmLB5_LB_BUFFER_STATUS_BASE_IDX                                                                2
#define mmLB5_LB_NO_OUTSTANDING_REQ_STATUS                                                             0x1035
#define mmLB5_LB_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                    2
#define mmLB5_MVP_AFR_FLIP_MODE                                                                        0x1036
#define mmLB5_MVP_AFR_FLIP_MODE_BASE_IDX                                                               2
#define mmLB5_MVP_AFR_FLIP_FIFO_CNTL                                                                   0x1037
#define mmLB5_MVP_AFR_FLIP_FIFO_CNTL_BASE_IDX                                                          2
#define mmLB5_MVP_FLIP_LINE_NUM_INSERT                                                                 0x1038
#define mmLB5_MVP_FLIP_LINE_NUM_INSERT_BASE_IDX                                                        2
#define mmLB5_DC_MVP_LB_CONTROL                                                                        0x1039
#define mmLB5_DC_MVP_LB_CONTROL_BASE_IDX                                                               2


// addressBlock: dce_dc_dcfe5_dispdec
// base address: 0x2800
#define mmDCFE5_DCFE_CLOCK_CONTROL                                                                     0x105a
#define mmDCFE5_DCFE_CLOCK_CONTROL_BASE_IDX                                                            2
#define mmDCFE5_DCFE_SOFT_RESET                                                                        0x105b
#define mmDCFE5_DCFE_SOFT_RESET_BASE_IDX                                                               2
#define mmDCFE5_DCFE_MEM_PWR_CTRL                                                                      0x105d
#define mmDCFE5_DCFE_MEM_PWR_CTRL_BASE_IDX                                                             2
#define mmDCFE5_DCFE_MEM_PWR_CTRL2                                                                     0x105e
#define mmDCFE5_DCFE_MEM_PWR_CTRL2_BASE_IDX                                                            2
#define mmDCFE5_DCFE_MEM_PWR_STATUS                                                                    0x105f
#define mmDCFE5_DCFE_MEM_PWR_STATUS_BASE_IDX                                                           2
#define mmDCFE5_DCFE_MISC                                                                              0x1060
#define mmDCFE5_DCFE_MISC_BASE_IDX                                                                     2
#define mmDCFE5_DCFE_FLUSH                                                                             0x1061
#define mmDCFE5_DCFE_FLUSH_BASE_IDX                                                                    2


// addressBlock: dce_dc_dc_perfmon8_dispdec
// base address: 0x4138
#define mmDC_PERFMON8_PERFCOUNTER_CNTL                                                                 0x106e
#define mmDC_PERFMON8_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON8_PERFCOUNTER_CNTL2                                                                0x106f
#define mmDC_PERFMON8_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON8_PERFCOUNTER_STATE                                                                0x1070
#define mmDC_PERFMON8_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON8_PERFMON_CNTL                                                                     0x1071
#define mmDC_PERFMON8_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON8_PERFMON_CNTL2                                                                    0x1072
#define mmDC_PERFMON8_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC                                                          0x1073
#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON8_PERFMON_CVALUE_LOW                                                               0x1074
#define mmDC_PERFMON8_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON8_PERFMON_HI                                                                       0x1075
#define mmDC_PERFMON8_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON8_PERFMON_LOW                                                                      0x1076
#define mmDC_PERFMON8_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_dmif_pg5_dispdec
// base address: 0x2800
#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1                                                       0x107a
#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                              2
#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2                                                       0x107b
#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                              2
#define mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL                                                          0x107c
#define mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL                                                            0x107d
#define mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG5_DPG_PIPE_URGENT_LEVEL_CONTROL                                                       0x107e
#define mmDMIF_PG5_DPG_PIPE_URGENT_LEVEL_CONTROL_BASE_IDX                                              2
#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL                                                            0x107f
#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_BASE_IDX                                                   2
#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL2                                                           0x1080
#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL2_BASE_IDX                                                  2
#define mmDMIF_PG5_DPG_PIPE_LOW_POWER_CONTROL                                                          0x1081
#define mmDMIF_PG5_DPG_PIPE_LOW_POWER_CONTROL_BASE_IDX                                                 2
#define mmDMIF_PG5_DPG_REPEATER_PROGRAM                                                                0x1082
#define mmDMIF_PG5_DPG_REPEATER_PROGRAM_BASE_IDX                                                       2
#define mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL                                                               0x1086
#define mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL_BASE_IDX                                                      2
#define mmDMIF_PG5_DPG_DVMM_STATUS                                                                     0x1087
#define mmDMIF_PG5_DPG_DVMM_STATUS_BASE_IDX                                                            2


// addressBlock: dce_dc_scl5_dispdec
// base address: 0x2800
#define mmSCL5_SCL_COEF_RAM_SELECT                                                                     0x109a
#define mmSCL5_SCL_COEF_RAM_SELECT_BASE_IDX                                                            2
#define mmSCL5_SCL_COEF_RAM_TAP_DATA                                                                   0x109b
#define mmSCL5_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                          2
#define mmSCL5_SCL_MODE                                                                                0x109c
#define mmSCL5_SCL_MODE_BASE_IDX                                                                       2
#define mmSCL5_SCL_TAP_CONTROL                                                                         0x109d
#define mmSCL5_SCL_TAP_CONTROL_BASE_IDX                                                                2
#define mmSCL5_SCL_CONTROL                                                                             0x109e
#define mmSCL5_SCL_CONTROL_BASE_IDX                                                                    2
#define mmSCL5_SCL_BYPASS_CONTROL                                                                      0x109f
#define mmSCL5_SCL_BYPASS_CONTROL_BASE_IDX                                                             2
#define mmSCL5_SCL_MANUAL_REPLICATE_CONTROL                                                            0x10a0
#define mmSCL5_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                   2
#define mmSCL5_SCL_AUTOMATIC_MODE_CONTROL                                                              0x10a1
#define mmSCL5_SCL_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                     2
#define mmSCL5_SCL_HORZ_FILTER_CONTROL                                                                 0x10a2
#define mmSCL5_SCL_HORZ_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO                                                             0x10a3
#define mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL5_SCL_HORZ_FILTER_INIT                                                                    0x10a4
#define mmSCL5_SCL_HORZ_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL5_SCL_VERT_FILTER_CONTROL                                                                 0x10a5
#define mmSCL5_SCL_VERT_FILTER_CONTROL_BASE_IDX                                                        2
#define mmSCL5_SCL_VERT_FILTER_SCALE_RATIO                                                             0x10a6
#define mmSCL5_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                    2
#define mmSCL5_SCL_VERT_FILTER_INIT                                                                    0x10a7
#define mmSCL5_SCL_VERT_FILTER_INIT_BASE_IDX                                                           2
#define mmSCL5_SCL_VERT_FILTER_INIT_BOT                                                                0x10a8
#define mmSCL5_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                       2
#define mmSCL5_SCL_ROUND_OFFSET                                                                        0x10a9
#define mmSCL5_SCL_ROUND_OFFSET_BASE_IDX                                                               2
#define mmSCL5_SCL_UPDATE                                                                              0x10aa
#define mmSCL5_SCL_UPDATE_BASE_IDX                                                                     2
#define mmSCL5_SCL_F_SHARP_CONTROL                                                                     0x10ab
#define mmSCL5_SCL_F_SHARP_CONTROL_BASE_IDX                                                            2
#define mmSCL5_SCL_ALU_CONTROL                                                                         0x10ac
#define mmSCL5_SCL_ALU_CONTROL_BASE_IDX                                                                2
#define mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS                                                            0x10ad
#define mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                                   2
#define mmSCL5_VIEWPORT_START_SECONDARY                                                                0x10ae
#define mmSCL5_VIEWPORT_START_SECONDARY_BASE_IDX                                                       2
#define mmSCL5_VIEWPORT_START                                                                          0x10af
#define mmSCL5_VIEWPORT_START_BASE_IDX                                                                 2
#define mmSCL5_VIEWPORT_SIZE                                                                           0x10b0
#define mmSCL5_VIEWPORT_SIZE_BASE_IDX                                                                  2
#define mmSCL5_EXT_OVERSCAN_LEFT_RIGHT                                                                 0x10b1
#define mmSCL5_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                        2
#define mmSCL5_EXT_OVERSCAN_TOP_BOTTOM                                                                 0x10b2
#define mmSCL5_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                        2
#define mmSCL5_SCL_MODE_CHANGE_DET1                                                                    0x10b3
#define mmSCL5_SCL_MODE_CHANGE_DET1_BASE_IDX                                                           2
#define mmSCL5_SCL_MODE_CHANGE_DET2                                                                    0x10b4
#define mmSCL5_SCL_MODE_CHANGE_DET2_BASE_IDX                                                           2
#define mmSCL5_SCL_MODE_CHANGE_DET3                                                                    0x10b5
#define mmSCL5_SCL_MODE_CHANGE_DET3_BASE_IDX                                                           2
#define mmSCL5_SCL_MODE_CHANGE_MASK                                                                    0x10b6
#define mmSCL5_SCL_MODE_CHANGE_MASK_BASE_IDX                                                           2


// addressBlock: dce_dc_blnd5_dispdec
// base address: 0x2800
#define mmBLND5_BLND_CONTROL                                                                           0x10c7
#define mmBLND5_BLND_CONTROL_BASE_IDX                                                                  2
#define mmBLND5_BLND_SM_CONTROL2                                                                       0x10c8
#define mmBLND5_BLND_SM_CONTROL2_BASE_IDX                                                              2
#define mmBLND5_BLND_CONTROL2                                                                          0x10c9
#define mmBLND5_BLND_CONTROL2_BASE_IDX                                                                 2
#define mmBLND5_BLND_UPDATE                                                                            0x10ca
#define mmBLND5_BLND_UPDATE_BASE_IDX                                                                   2
#define mmBLND5_BLND_UNDERFLOW_INTERRUPT                                                               0x10cb
#define mmBLND5_BLND_UNDERFLOW_INTERRUPT_BASE_IDX                                                      2
#define mmBLND5_BLND_V_UPDATE_LOCK                                                                     0x10cc
#define mmBLND5_BLND_V_UPDATE_LOCK_BASE_IDX                                                            2
#define mmBLND5_BLND_REG_UPDATE_STATUS                                                                 0x10cd
#define mmBLND5_BLND_REG_UPDATE_STATUS_BASE_IDX                                                        2


// addressBlock: dce_dc_crtc5_dispdec
// base address: 0x2800
#define mmCRTC5_CRTC_H_BLANK_EARLY_NUM                                                                 0x10d2
#define mmCRTC5_CRTC_H_BLANK_EARLY_NUM_BASE_IDX                                                        2
#define mmCRTC5_CRTC_H_TOTAL                                                                           0x10d3
#define mmCRTC5_CRTC_H_TOTAL_BASE_IDX                                                                  2
#define mmCRTC5_CRTC_H_BLANK_START_END                                                                 0x10d4
#define mmCRTC5_CRTC_H_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC5_CRTC_H_SYNC_A                                                                          0x10d5
#define mmCRTC5_CRTC_H_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC5_CRTC_H_SYNC_A_CNTL                                                                     0x10d6
#define mmCRTC5_CRTC_H_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC5_CRTC_H_SYNC_B                                                                          0x10d7
#define mmCRTC5_CRTC_H_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC5_CRTC_H_SYNC_B_CNTL                                                                     0x10d8
#define mmCRTC5_CRTC_H_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC5_CRTC_VBI_END                                                                           0x10d9
#define mmCRTC5_CRTC_VBI_END_BASE_IDX                                                                  2
#define mmCRTC5_CRTC_V_TOTAL                                                                           0x10da
#define mmCRTC5_CRTC_V_TOTAL_BASE_IDX                                                                  2
#define mmCRTC5_CRTC_V_TOTAL_MIN                                                                       0x10db
#define mmCRTC5_CRTC_V_TOTAL_MIN_BASE_IDX                                                              2
#define mmCRTC5_CRTC_V_TOTAL_MAX                                                                       0x10dc
#define mmCRTC5_CRTC_V_TOTAL_MAX_BASE_IDX                                                              2
#define mmCRTC5_CRTC_V_TOTAL_CONTROL                                                                   0x10dd
#define mmCRTC5_CRTC_V_TOTAL_CONTROL_BASE_IDX                                                          2
#define mmCRTC5_CRTC_V_TOTAL_INT_STATUS                                                                0x10de
#define mmCRTC5_CRTC_V_TOTAL_INT_STATUS_BASE_IDX                                                       2
#define mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS                                                              0x10df
#define mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS_BASE_IDX                                                     2
#define mmCRTC5_CRTC_V_BLANK_START_END                                                                 0x10e0
#define mmCRTC5_CRTC_V_BLANK_START_END_BASE_IDX                                                        2
#define mmCRTC5_CRTC_V_SYNC_A                                                                          0x10e1
#define mmCRTC5_CRTC_V_SYNC_A_BASE_IDX                                                                 2
#define mmCRTC5_CRTC_V_SYNC_A_CNTL                                                                     0x10e2
#define mmCRTC5_CRTC_V_SYNC_A_CNTL_BASE_IDX                                                            2
#define mmCRTC5_CRTC_V_SYNC_B                                                                          0x10e3
#define mmCRTC5_CRTC_V_SYNC_B_BASE_IDX                                                                 2
#define mmCRTC5_CRTC_V_SYNC_B_CNTL                                                                     0x10e4
#define mmCRTC5_CRTC_V_SYNC_B_CNTL_BASE_IDX                                                            2
#define mmCRTC5_CRTC_DTMTEST_CNTL                                                                      0x10e5
#define mmCRTC5_CRTC_DTMTEST_CNTL_BASE_IDX                                                             2
#define mmCRTC5_CRTC_DTMTEST_STATUS_POSITION                                                           0x10e6
#define mmCRTC5_CRTC_DTMTEST_STATUS_POSITION_BASE_IDX                                                  2
#define mmCRTC5_CRTC_TRIGA_CNTL                                                                        0x10e7
#define mmCRTC5_CRTC_TRIGA_CNTL_BASE_IDX                                                               2
#define mmCRTC5_CRTC_TRIGA_MANUAL_TRIG                                                                 0x10e8
#define mmCRTC5_CRTC_TRIGA_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC5_CRTC_TRIGB_CNTL                                                                        0x10e9
#define mmCRTC5_CRTC_TRIGB_CNTL_BASE_IDX                                                               2
#define mmCRTC5_CRTC_TRIGB_MANUAL_TRIG                                                                 0x10ea
#define mmCRTC5_CRTC_TRIGB_MANUAL_TRIG_BASE_IDX                                                        2
#define mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL                                                              0x10eb
#define mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                     2
#define mmCRTC5_CRTC_FLOW_CONTROL                                                                      0x10ec
#define mmCRTC5_CRTC_FLOW_CONTROL_BASE_IDX                                                             2
#define mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE                                                             0x10ed
#define mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                    2
#define mmCRTC5_CRTC_AVSYNC_COUNTER                                                                    0x10ee
#define mmCRTC5_CRTC_AVSYNC_COUNTER_BASE_IDX                                                           2
#define mmCRTC5_CRTC_CONTROL                                                                           0x10ef
#define mmCRTC5_CRTC_CONTROL_BASE_IDX                                                                  2
#define mmCRTC5_CRTC_BLANK_CONTROL                                                                     0x10f0
#define mmCRTC5_CRTC_BLANK_CONTROL_BASE_IDX                                                            2
#define mmCRTC5_CRTC_INTERLACE_CONTROL                                                                 0x10f1
#define mmCRTC5_CRTC_INTERLACE_CONTROL_BASE_IDX                                                        2
#define mmCRTC5_CRTC_INTERLACE_STATUS                                                                  0x10f2
#define mmCRTC5_CRTC_INTERLACE_STATUS_BASE_IDX                                                         2
#define mmCRTC5_CRTC_FIELD_INDICATION_CONTROL                                                          0x10f3
#define mmCRTC5_CRTC_FIELD_INDICATION_CONTROL_BASE_IDX                                                 2
#define mmCRTC5_CRTC_PIXEL_DATA_READBACK0                                                              0x10f4
#define mmCRTC5_CRTC_PIXEL_DATA_READBACK0_BASE_IDX                                                     2
#define mmCRTC5_CRTC_PIXEL_DATA_READBACK1                                                              0x10f5
#define mmCRTC5_CRTC_PIXEL_DATA_READBACK1_BASE_IDX                                                     2
#define mmCRTC5_CRTC_STATUS                                                                            0x10f6
#define mmCRTC5_CRTC_STATUS_BASE_IDX                                                                   2
#define mmCRTC5_CRTC_STATUS_POSITION                                                                   0x10f7
#define mmCRTC5_CRTC_STATUS_POSITION_BASE_IDX                                                          2
#define mmCRTC5_CRTC_NOM_VERT_POSITION                                                                 0x10f8
#define mmCRTC5_CRTC_NOM_VERT_POSITION_BASE_IDX                                                        2
#define mmCRTC5_CRTC_STATUS_FRAME_COUNT                                                                0x10f9
#define mmCRTC5_CRTC_STATUS_FRAME_COUNT_BASE_IDX                                                       2
#define mmCRTC5_CRTC_STATUS_VF_COUNT                                                                   0x10fa
#define mmCRTC5_CRTC_STATUS_VF_COUNT_BASE_IDX                                                          2
#define mmCRTC5_CRTC_STATUS_HV_COUNT                                                                   0x10fb
#define mmCRTC5_CRTC_STATUS_HV_COUNT_BASE_IDX                                                          2
#define mmCRTC5_CRTC_COUNT_CONTROL                                                                     0x10fc
#define mmCRTC5_CRTC_COUNT_CONTROL_BASE_IDX                                                            2
#define mmCRTC5_CRTC_COUNT_RESET                                                                       0x10fd
#define mmCRTC5_CRTC_COUNT_RESET_BASE_IDX                                                              2
#define mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                                      0x10fe
#define mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                             2
#define mmCRTC5_CRTC_VERT_SYNC_CONTROL                                                                 0x10ff
#define mmCRTC5_CRTC_VERT_SYNC_CONTROL_BASE_IDX                                                        2
#define mmCRTC5_CRTC_STEREO_STATUS                                                                     0x1100
#define mmCRTC5_CRTC_STEREO_STATUS_BASE_IDX                                                            2
#define mmCRTC5_CRTC_STEREO_CONTROL                                                                    0x1101
#define mmCRTC5_CRTC_STEREO_CONTROL_BASE_IDX                                                           2
#define mmCRTC5_CRTC_SNAPSHOT_STATUS                                                                   0x1102
#define mmCRTC5_CRTC_SNAPSHOT_STATUS_BASE_IDX                                                          2
#define mmCRTC5_CRTC_SNAPSHOT_CONTROL                                                                  0x1103
#define mmCRTC5_CRTC_SNAPSHOT_CONTROL_BASE_IDX                                                         2
#define mmCRTC5_CRTC_SNAPSHOT_POSITION                                                                 0x1104
#define mmCRTC5_CRTC_SNAPSHOT_POSITION_BASE_IDX                                                        2
#define mmCRTC5_CRTC_SNAPSHOT_FRAME                                                                    0x1105
#define mmCRTC5_CRTC_SNAPSHOT_FRAME_BASE_IDX                                                           2
#define mmCRTC5_CRTC_START_LINE_CONTROL                                                                0x1106
#define mmCRTC5_CRTC_START_LINE_CONTROL_BASE_IDX                                                       2
#define mmCRTC5_CRTC_INTERRUPT_CONTROL                                                                 0x1107
#define mmCRTC5_CRTC_INTERRUPT_CONTROL_BASE_IDX                                                        2
#define mmCRTC5_CRTC_UPDATE_LOCK                                                                       0x1108
#define mmCRTC5_CRTC_UPDATE_LOCK_BASE_IDX                                                              2
#define mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL                                                             0x1109
#define mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                    2
#define mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE                                                        0x110a
#define mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                               2
#define mmCRTC5_CRTC_TEST_PATTERN_CONTROL                                                              0x110b
#define mmCRTC5_CRTC_TEST_PATTERN_CONTROL_BASE_IDX                                                     2
#define mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS                                                           0x110c
#define mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS_BASE_IDX                                                  2
#define mmCRTC5_CRTC_TEST_PATTERN_COLOR                                                                0x110d
#define mmCRTC5_CRTC_TEST_PATTERN_COLOR_BASE_IDX                                                       2
#define mmCRTC5_CRTC_MASTER_UPDATE_LOCK                                                                0x110e
#define mmCRTC5_CRTC_MASTER_UPDATE_LOCK_BASE_IDX                                                       2
#define mmCRTC5_CRTC_MASTER_UPDATE_MODE                                                                0x110f
#define mmCRTC5_CRTC_MASTER_UPDATE_MODE_BASE_IDX                                                       2
#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT                                                            0x1110
#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                   2
#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                                                      0x1111
#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                             2
#define mmCRTC5_CRTC_MVP_STATUS                                                                        0x1112
#define mmCRTC5_CRTC_MVP_STATUS_BASE_IDX                                                               2
#define mmCRTC5_CRTC_MASTER_EN                                                                         0x1113
#define mmCRTC5_CRTC_MASTER_EN_BASE_IDX                                                                2
#define mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT                                                              0x1114
#define mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                     2
#define mmCRTC5_CRTC_V_UPDATE_INT_STATUS                                                               0x1115
#define mmCRTC5_CRTC_V_UPDATE_INT_STATUS_BASE_IDX                                                      2
#define mmCRTC5_CRTC_OVERSCAN_COLOR                                                                    0x1117
#define mmCRTC5_CRTC_OVERSCAN_COLOR_BASE_IDX                                                           2
#define mmCRTC5_CRTC_OVERSCAN_COLOR_EXT                                                                0x1118
#define mmCRTC5_CRTC_OVERSCAN_COLOR_EXT_BASE_IDX                                                       2
#define mmCRTC5_CRTC_BLANK_DATA_COLOR                                                                  0x1119
#define mmCRTC5_CRTC_BLANK_DATA_COLOR_BASE_IDX                                                         2
#define mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT                                                              0x111a
#define mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT_BASE_IDX                                                     2
#define mmCRTC5_CRTC_BLACK_COLOR                                                                       0x111b
#define mmCRTC5_CRTC_BLACK_COLOR_BASE_IDX                                                              2
#define mmCRTC5_CRTC_BLACK_COLOR_EXT                                                                   0x111c
#define mmCRTC5_CRTC_BLACK_COLOR_EXT_BASE_IDX                                                          2
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION                                                      0x111d
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                             2
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL                                                       0x111e
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                              2
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION                                                      0x111f
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                             2
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL                                                       0x1120
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                              2
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION                                                      0x1121
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                             2
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL                                                       0x1122
#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                              2
#define mmCRTC5_CRTC_CRC_CNTL                                                                          0x1123
#define mmCRTC5_CRTC_CRC_CNTL_BASE_IDX                                                                 2
#define mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL                                                            0x1124
#define mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL                                                            0x1125
#define mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL                                                            0x1126
#define mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL                                                            0x1127
#define mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC5_CRTC_CRC0_DATA_RG                                                                      0x1128
#define mmCRTC5_CRTC_CRC0_DATA_RG_BASE_IDX                                                             2
#define mmCRTC5_CRTC_CRC0_DATA_B                                                                       0x1129
#define mmCRTC5_CRTC_CRC0_DATA_B_BASE_IDX                                                              2
#define mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL                                                            0x112a
#define mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL                                                            0x112b
#define mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL                                                            0x112c
#define mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                   2
#define mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL                                                            0x112d
#define mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                   2
#define mmCRTC5_CRTC_CRC1_DATA_RG                                                                      0x112e
#define mmCRTC5_CRTC_CRC1_DATA_RG_BASE_IDX                                                             2
#define mmCRTC5_CRTC_CRC1_DATA_B                                                                       0x112f
#define mmCRTC5_CRTC_CRC1_DATA_B_BASE_IDX                                                              2
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL                                                           0x1130
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                  2
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START                                                      0x1131
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                             2
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END                                                        0x1132
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                               2
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                            0x1133
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                   2
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                                 0x1134
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                        2
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                          0x1135
#define mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                                 2
#define mmCRTC5_CRTC_STATIC_SCREEN_CONTROL                                                             0x1136
#define mmCRTC5_CRTC_STATIC_SCREEN_CONTROL_BASE_IDX                                                    2
#define mmCRTC5_CRTC_3D_STRUCTURE_CONTROL                                                              0x1137
#define mmCRTC5_CRTC_3D_STRUCTURE_CONTROL_BASE_IDX                                                     2
#define mmCRTC5_CRTC_GSL_VSYNC_GAP                                                                     0x1138
#define mmCRTC5_CRTC_GSL_VSYNC_GAP_BASE_IDX                                                            2
#define mmCRTC5_CRTC_GSL_WINDOW                                                                        0x1139
#define mmCRTC5_CRTC_GSL_WINDOW_BASE_IDX                                                               2
#define mmCRTC5_CRTC_GSL_CONTROL                                                                       0x113a
#define mmCRTC5_CRTC_GSL_CONTROL_BASE_IDX                                                              2
#define mmCRTC5_CRTC_RANGE_TIMING_INT_STATUS                                                           0x113d
#define mmCRTC5_CRTC_RANGE_TIMING_INT_STATUS_BASE_IDX                                                  2
#define mmCRTC5_CRTC_DRR_CONTROL                                                                       0x113e
#define mmCRTC5_CRTC_DRR_CONTROL_BASE_IDX                                                              2


// addressBlock: dce_dc_fmt5_dispdec
// base address: 0x2800
#define mmFMT5_FMT_CLAMP_COMPONENT_R                                                                   0x1142
#define mmFMT5_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2
#define mmFMT5_FMT_CLAMP_COMPONENT_G                                                                   0x1143
#define mmFMT5_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2
#define mmFMT5_FMT_CLAMP_COMPONENT_B                                                                   0x1144
#define mmFMT5_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2
#define mmFMT5_FMT_DYNAMIC_EXP_CNTL                                                                    0x1145
#define mmFMT5_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2
#define mmFMT5_FMT_CONTROL                                                                             0x1146
#define mmFMT5_FMT_CONTROL_BASE_IDX                                                                    2
#define mmFMT5_FMT_BIT_DEPTH_CONTROL                                                                   0x1147
#define mmFMT5_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2
#define mmFMT5_FMT_DITHER_RAND_R_SEED                                                                  0x1148
#define mmFMT5_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2
#define mmFMT5_FMT_DITHER_RAND_G_SEED                                                                  0x1149
#define mmFMT5_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2
#define mmFMT5_FMT_DITHER_RAND_B_SEED                                                                  0x114a
#define mmFMT5_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2
#define mmFMT5_FMT_CLAMP_CNTL                                                                          0x114e
#define mmFMT5_FMT_CLAMP_CNTL_BASE_IDX                                                                 2
#define mmFMT5_FMT_CRC_CNTL                                                                            0x114f
#define mmFMT5_FMT_CRC_CNTL_BASE_IDX                                                                   2
#define mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK                                                              0x1150
#define mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2
#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1151
#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2
#define mmFMT5_FMT_CRC_SIG_RED_GREEN                                                                   0x1152
#define mmFMT5_FMT_CRC_SIG_RED_GREEN_BASE_IDX                                                          2
#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL                                                                0x1153
#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_BASE_IDX                                                       2
#define mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x1154
#define mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2
#define mmFMT5_FMT_420_HBLANK_EARLY_START                                                              0x1155
#define mmFMT5_FMT_420_HBLANK_EARLY_START_BASE_IDX                                                     2


// addressBlock: dce_dc_unp0_dispdec
// base address: 0x0
#define mmUNP0_UNP_GRPH_ENABLE                                                                         0x115a
#define mmUNP0_UNP_GRPH_ENABLE_BASE_IDX                                                                2
#define mmUNP0_UNP_GRPH_CONTROL                                                                        0x115b
#define mmUNP0_UNP_GRPH_CONTROL_BASE_IDX                                                               2
#define mmUNP0_UNP_GRPH_CONTROL_C                                                                      0x115c
#define mmUNP0_UNP_GRPH_CONTROL_C_BASE_IDX                                                             2
#define mmUNP0_UNP_GRPH_CONTROL_EXP                                                                    0x115d
#define mmUNP0_UNP_GRPH_CONTROL_EXP_BASE_IDX                                                           2
#define mmUNP0_UNP_GRPH_SWAP_CNTL                                                                      0x115e
#define mmUNP0_UNP_GRPH_SWAP_CNTL_BASE_IDX                                                             2
#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L                                                      0x115f
#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L_BASE_IDX                                             2
#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C                                                      0x1160
#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                             2
#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L                                                 0x1161
#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                        2
#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C                                                 0x1162
#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                        2
#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L                                               0x1163
#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L_BASE_IDX                                      2
#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C                                               0x1164
#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C_BASE_IDX                                      2
#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                                          0x1165
#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                 2
#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                                          0x1166
#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2
#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L                                                    0x1167
#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L_BASE_IDX                                           2
#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C                                                    0x1168
#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                           2
#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L                                               0x1169
#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                      2
#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C                                               0x116a
#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2
#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L                                             0x116b
#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L_BASE_IDX                                    2
#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C                                             0x116c
#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C_BASE_IDX                                    2
#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                                        0x116d
#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_BASE_IDX                               2
#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                                        0x116e
#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2
#define mmUNP0_UNP_GRPH_PITCH_L                                                                        0x116f
#define mmUNP0_UNP_GRPH_PITCH_L_BASE_IDX                                                               2
#define mmUNP0_UNP_GRPH_PITCH_C                                                                        0x1170
#define mmUNP0_UNP_GRPH_PITCH_C_BASE_IDX                                                               2
#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_L                                                             0x1171
#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_L_BASE_IDX                                                    2
#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_C                                                             0x1172
#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_C_BASE_IDX                                                    2
#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_L                                                             0x1173
#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_L_BASE_IDX                                                    2
#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_C                                                             0x1174
#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_C_BASE_IDX                                                    2
#define mmUNP0_UNP_GRPH_X_START_L                                                                      0x1175
#define mmUNP0_UNP_GRPH_X_START_L_BASE_IDX                                                             2
#define mmUNP0_UNP_GRPH_X_START_C                                                                      0x1176
#define mmUNP0_UNP_GRPH_X_START_C_BASE_IDX                                                             2
#define mmUNP0_UNP_GRPH_Y_START_L                                                                      0x1177
#define mmUNP0_UNP_GRPH_Y_START_L_BASE_IDX                                                             2
#define mmUNP0_UNP_GRPH_Y_START_C                                                                      0x1178
#define mmUNP0_UNP_GRPH_Y_START_C_BASE_IDX                                                             2
#define mmUNP0_UNP_GRPH_X_END_L                                                                        0x1179
#define mmUNP0_UNP_GRPH_X_END_L_BASE_IDX                                                               2
#define mmUNP0_UNP_GRPH_X_END_C                                                                        0x117a
#define mmUNP0_UNP_GRPH_X_END_C_BASE_IDX                                                               2
#define mmUNP0_UNP_GRPH_Y_END_L                                                                        0x117b
#define mmUNP0_UNP_GRPH_Y_END_L_BASE_IDX                                                               2
#define mmUNP0_UNP_GRPH_Y_END_C                                                                        0x117c
#define mmUNP0_UNP_GRPH_Y_END_C_BASE_IDX                                                               2
#define mmUNP0_UNP_GRPH_UPDATE                                                                         0x117d
#define mmUNP0_UNP_GRPH_UPDATE_BASE_IDX                                                                2
#define mmUNP0_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT                                                      0x117e
#define mmUNP0_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                             2
#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_L                                                        0x117f
#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_L_BASE_IDX                                               2
#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_C                                                        0x1180
#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_C_BASE_IDX                                               2
#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L                                                   0x1181
#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L_BASE_IDX                                          2
#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C                                                   0x1182
#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C_BASE_IDX                                          2
#define mmUNP0_UNP_DVMM_PTE_CONTROL                                                                    0x1183
#define mmUNP0_UNP_DVMM_PTE_CONTROL_BASE_IDX                                                           2
#define mmUNP0_UNP_DVMM_PTE_CONTROL_C                                                                  0x1184
#define mmUNP0_UNP_DVMM_PTE_CONTROL_C_BASE_IDX                                                         2
#define mmUNP0_UNP_DVMM_PTE_ARB_CONTROL                                                                0x1185
#define mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                       2
#define mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_C                                                              0x1186
#define mmUNP0_UNP_DVMM_PTE_ARB_CONTROL_C_BASE_IDX                                                     2
#define mmUNP0_UNP_GRPH_INTERRUPT_STATUS                                                               0x1187
#define mmUNP0_UNP_GRPH_INTERRUPT_STATUS_BASE_IDX                                                      2
#define mmUNP0_UNP_GRPH_INTERRUPT_CONTROL                                                              0x1188
#define mmUNP0_UNP_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                     2
#define mmUNP0_UNP_GRPH_STEREOSYNC_FLIP                                                                0x1189
#define mmUNP0_UNP_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                       2
#define mmUNP0_UNP_FLIP_CONTROL                                                                        0x118a
#define mmUNP0_UNP_FLIP_CONTROL_BASE_IDX                                                               2
#define mmUNP0_UNP_CRC_CONTROL                                                                         0x118b
#define mmUNP0_UNP_CRC_CONTROL_BASE_IDX                                                                2
#define mmUNP0_UNP_CRC_MASK                                                                            0x118c
#define mmUNP0_UNP_CRC_MASK_BASE_IDX                                                                   2
#define mmUNP0_UNP_CRC_CURRENT                                                                         0x118d
#define mmUNP0_UNP_CRC_CURRENT_BASE_IDX                                                                2
#define mmUNP0_UNP_CRC_LAST                                                                            0x118e
#define mmUNP0_UNP_CRC_LAST_BASE_IDX                                                                   2
#define mmUNP0_UNP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x118f
#define mmUNP0_UNP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2
#define mmUNP0_UNP_HW_ROTATION                                                                         0x1190
#define mmUNP0_UNP_HW_ROTATION_BASE_IDX                                                                2


// addressBlock: dce_dc_lbv0_dispdec
// base address: 0x0
#define mmLBV0_LBV_DATA_FORMAT                                                                         0x1196
#define mmLBV0_LBV_DATA_FORMAT_BASE_IDX                                                                2
#define mmLBV0_LBV_MEMORY_CTRL                                                                         0x1197
#define mmLBV0_LBV_MEMORY_CTRL_BASE_IDX                                                                2
#define mmLBV0_LBV_MEMORY_SIZE_STATUS                                                                  0x1198
#define mmLBV0_LBV_MEMORY_SIZE_STATUS_BASE_IDX                                                         2
#define mmLBV0_LBV_DESKTOP_HEIGHT                                                                      0x1199
#define mmLBV0_LBV_DESKTOP_HEIGHT_BASE_IDX                                                             2
#define mmLBV0_LBV_VLINE_START_END                                                                     0x119a
#define mmLBV0_LBV_VLINE_START_END_BASE_IDX                                                            2
#define mmLBV0_LBV_VLINE2_START_END                                                                    0x119b
#define mmLBV0_LBV_VLINE2_START_END_BASE_IDX                                                           2
#define mmLBV0_LBV_V_COUNTER                                                                           0x119c
#define mmLBV0_LBV_V_COUNTER_BASE_IDX                                                                  2
#define mmLBV0_LBV_SNAPSHOT_V_COUNTER                                                                  0x119d
#define mmLBV0_LBV_SNAPSHOT_V_COUNTER_BASE_IDX                                                         2
#define mmLBV0_LBV_V_COUNTER_CHROMA                                                                    0x119e
#define mmLBV0_LBV_V_COUNTER_CHROMA_BASE_IDX                                                           2
#define mmLBV0_LBV_SNAPSHOT_V_COUNTER_CHROMA                                                           0x119f
#define mmLBV0_LBV_SNAPSHOT_V_COUNTER_CHROMA_BASE_IDX                                                  2
#define mmLBV0_LBV_INTERRUPT_MASK                                                                      0x11a0
#define mmLBV0_LBV_INTERRUPT_MASK_BASE_IDX                                                             2
#define mmLBV0_LBV_VLINE_STATUS                                                                        0x11a1
#define mmLBV0_LBV_VLINE_STATUS_BASE_IDX                                                               2
#define mmLBV0_LBV_VLINE2_STATUS                                                                       0x11a2
#define mmLBV0_LBV_VLINE2_STATUS_BASE_IDX                                                              2
#define mmLBV0_LBV_VBLANK_STATUS                                                                       0x11a3
#define mmLBV0_LBV_VBLANK_STATUS_BASE_IDX                                                              2
#define mmLBV0_LBV_SYNC_RESET_SEL                                                                      0x11a4
#define mmLBV0_LBV_SYNC_RESET_SEL_BASE_IDX                                                             2
#define mmLBV0_LBV_BLACK_KEYER_R_CR                                                                    0x11a5
#define mmLBV0_LBV_BLACK_KEYER_R_CR_BASE_IDX                                                           2
#define mmLBV0_LBV_BLACK_KEYER_G_Y                                                                     0x11a6
#define mmLBV0_LBV_BLACK_KEYER_G_Y_BASE_IDX                                                            2
#define mmLBV0_LBV_BLACK_KEYER_B_CB                                                                    0x11a7
#define mmLBV0_LBV_BLACK_KEYER_B_CB_BASE_IDX                                                           2
#define mmLBV0_LBV_KEYER_COLOR_CTRL                                                                    0x11a8
#define mmLBV0_LBV_KEYER_COLOR_CTRL_BASE_IDX                                                           2
#define mmLBV0_LBV_KEYER_COLOR_R_CR                                                                    0x11a9
#define mmLBV0_LBV_KEYER_COLOR_R_CR_BASE_IDX                                                           2
#define mmLBV0_LBV_KEYER_COLOR_G_Y                                                                     0x11aa
#define mmLBV0_LBV_KEYER_COLOR_G_Y_BASE_IDX                                                            2
#define mmLBV0_LBV_KEYER_COLOR_B_CB                                                                    0x11ab
#define mmLBV0_LBV_KEYER_COLOR_B_CB_BASE_IDX                                                           2
#define mmLBV0_LBV_KEYER_COLOR_REP_R_CR                                                                0x11ac
#define mmLBV0_LBV_KEYER_COLOR_REP_R_CR_BASE_IDX                                                       2
#define mmLBV0_LBV_KEYER_COLOR_REP_G_Y                                                                 0x11ad
#define mmLBV0_LBV_KEYER_COLOR_REP_G_Y_BASE_IDX                                                        2
#define mmLBV0_LBV_KEYER_COLOR_REP_B_CB                                                                0x11ae
#define mmLBV0_LBV_KEYER_COLOR_REP_B_CB_BASE_IDX                                                       2
#define mmLBV0_LBV_BUFFER_LEVEL_STATUS                                                                 0x11af
#define mmLBV0_LBV_BUFFER_LEVEL_STATUS_BASE_IDX                                                        2
#define mmLBV0_LBV_BUFFER_URGENCY_CTRL                                                                 0x11b0
#define mmLBV0_LBV_BUFFER_URGENCY_CTRL_BASE_IDX                                                        2
#define mmLBV0_LBV_BUFFER_URGENCY_STATUS                                                               0x11b1
#define mmLBV0_LBV_BUFFER_URGENCY_STATUS_BASE_IDX                                                      2
#define mmLBV0_LBV_BUFFER_STATUS                                                                       0x11b2
#define mmLBV0_LBV_BUFFER_STATUS_BASE_IDX                                                              2
#define mmLBV0_LBV_NO_OUTSTANDING_REQ_STATUS                                                           0x11b3
#define mmLBV0_LBV_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                  2


// addressBlock: dce_dc_sclv0_dispdec
// base address: 0x0
#define mmSCLV0_SCLV_COEF_RAM_SELECT                                                                   0x11ca
#define mmSCLV0_SCLV_COEF_RAM_SELECT_BASE_IDX                                                          2
#define mmSCLV0_SCLV_COEF_RAM_TAP_DATA                                                                 0x11cb
#define mmSCLV0_SCLV_COEF_RAM_TAP_DATA_BASE_IDX                                                        2
#define mmSCLV0_SCLV_MODE                                                                              0x11cc
#define mmSCLV0_SCLV_MODE_BASE_IDX                                                                     2
#define mmSCLV0_SCLV_TAP_CONTROL                                                                       0x11cd
#define mmSCLV0_SCLV_TAP_CONTROL_BASE_IDX                                                              2
#define mmSCLV0_SCLV_CONTROL                                                                           0x11ce
#define mmSCLV0_SCLV_CONTROL_BASE_IDX                                                                  2
#define mmSCLV0_SCLV_MANUAL_REPLICATE_CONTROL                                                          0x11cf
#define mmSCLV0_SCLV_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                 2
#define mmSCLV0_SCLV_AUTOMATIC_MODE_CONTROL                                                            0x11d0
#define mmSCLV0_SCLV_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                   2
#define mmSCLV0_SCLV_HORZ_FILTER_CONTROL                                                               0x11d1
#define mmSCLV0_SCLV_HORZ_FILTER_CONTROL_BASE_IDX                                                      2
#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO                                                           0x11d2
#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                  2
#define mmSCLV0_SCLV_HORZ_FILTER_INIT                                                                  0x11d3
#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BASE_IDX                                                         2
#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_C                                                         0x11d4
#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                2
#define mmSCLV0_SCLV_HORZ_FILTER_INIT_C                                                                0x11d5
#define mmSCLV0_SCLV_HORZ_FILTER_INIT_C_BASE_IDX                                                       2
#define mmSCLV0_SCLV_VERT_FILTER_CONTROL                                                               0x11d6
#define mmSCLV0_SCLV_VERT_FILTER_CONTROL_BASE_IDX                                                      2
#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO                                                           0x11d7
#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                  2
#define mmSCLV0_SCLV_VERT_FILTER_INIT                                                                  0x11d8
#define mmSCLV0_SCLV_VERT_FILTER_INIT_BASE_IDX                                                         2
#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT                                                              0x11d9
#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_BASE_IDX                                                     2
#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_C                                                         0x11da
#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                2
#define mmSCLV0_SCLV_VERT_FILTER_INIT_C                                                                0x11db
#define mmSCLV0_SCLV_VERT_FILTER_INIT_C_BASE_IDX                                                       2
#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_C                                                            0x11dc
#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                   2
#define mmSCLV0_SCLV_ROUND_OFFSET                                                                      0x11dd
#define mmSCLV0_SCLV_ROUND_OFFSET_BASE_IDX                                                             2
#define mmSCLV0_SCLV_UPDATE                                                                            0x11de
#define mmSCLV0_SCLV_UPDATE_BASE_IDX                                                                   2
#define mmSCLV0_SCLV_ALU_CONTROL                                                                       0x11df
#define mmSCLV0_SCLV_ALU_CONTROL_BASE_IDX                                                              2
#define mmSCLV0_SCLV_VIEWPORT_START                                                                    0x11e0
#define mmSCLV0_SCLV_VIEWPORT_START_BASE_IDX                                                           2
#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY                                                          0x11e1
#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_BASE_IDX                                                 2
#define mmSCLV0_SCLV_VIEWPORT_SIZE                                                                     0x11e2
#define mmSCLV0_SCLV_VIEWPORT_SIZE_BASE_IDX                                                            2
#define mmSCLV0_SCLV_VIEWPORT_START_C                                                                  0x11e3
#define mmSCLV0_SCLV_VIEWPORT_START_C_BASE_IDX                                                         2
#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_C                                                        0x11e4
#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_C_BASE_IDX                                               2
#define mmSCLV0_SCLV_VIEWPORT_SIZE_C                                                                   0x11e5
#define mmSCLV0_SCLV_VIEWPORT_SIZE_C_BASE_IDX                                                          2
#define mmSCLV0_SCLV_EXT_OVERSCAN_LEFT_RIGHT                                                           0x11e6
#define mmSCLV0_SCLV_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2
#define mmSCLV0_SCLV_EXT_OVERSCAN_TOP_BOTTOM                                                           0x11e7
#define mmSCLV0_SCLV_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2
#define mmSCLV0_SCLV_MODE_CHANGE_DET1                                                                  0x11e8
#define mmSCLV0_SCLV_MODE_CHANGE_DET1_BASE_IDX                                                         2
#define mmSCLV0_SCLV_MODE_CHANGE_DET2                                                                  0x11e9
#define mmSCLV0_SCLV_MODE_CHANGE_DET2_BASE_IDX                                                         2
#define mmSCLV0_SCLV_MODE_CHANGE_DET3                                                                  0x11ea
#define mmSCLV0_SCLV_MODE_CHANGE_DET3_BASE_IDX                                                         2
#define mmSCLV0_SCLV_MODE_CHANGE_MASK                                                                  0x11eb
#define mmSCLV0_SCLV_MODE_CHANGE_MASK_BASE_IDX                                                         2
#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT                                                              0x11ec
#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_BASE_IDX                                                     2
#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_C                                                            0x11ed
#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_C_BASE_IDX                                                   2


// addressBlock: dce_dc_col_man0_dispdec
// base address: 0x0
#define mmCOL_MAN0_COL_MAN_UPDATE                                                                      0x11fe
#define mmCOL_MAN0_COL_MAN_UPDATE_BASE_IDX                                                             2
#define mmCOL_MAN0_COL_MAN_INPUT_CSC_CONTROL                                                           0x11ff
#define mmCOL_MAN0_COL_MAN_INPUT_CSC_CONTROL_BASE_IDX                                                  2
#define mmCOL_MAN0_INPUT_CSC_C11_C12_A                                                                 0x1200
#define mmCOL_MAN0_INPUT_CSC_C11_C12_A_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C13_C14_A                                                                 0x1201
#define mmCOL_MAN0_INPUT_CSC_C13_C14_A_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C21_C22_A                                                                 0x1202
#define mmCOL_MAN0_INPUT_CSC_C21_C22_A_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C23_C24_A                                                                 0x1203
#define mmCOL_MAN0_INPUT_CSC_C23_C24_A_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C31_C32_A                                                                 0x1204
#define mmCOL_MAN0_INPUT_CSC_C31_C32_A_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C33_C34_A                                                                 0x1205
#define mmCOL_MAN0_INPUT_CSC_C33_C34_A_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C11_C12_B                                                                 0x1206
#define mmCOL_MAN0_INPUT_CSC_C11_C12_B_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C13_C14_B                                                                 0x1207
#define mmCOL_MAN0_INPUT_CSC_C13_C14_B_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C21_C22_B                                                                 0x1208
#define mmCOL_MAN0_INPUT_CSC_C21_C22_B_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C23_C24_B                                                                 0x1209
#define mmCOL_MAN0_INPUT_CSC_C23_C24_B_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C31_C32_B                                                                 0x120a
#define mmCOL_MAN0_INPUT_CSC_C31_C32_B_BASE_IDX                                                        2
#define mmCOL_MAN0_INPUT_CSC_C33_C34_B                                                                 0x120b
#define mmCOL_MAN0_INPUT_CSC_C33_C34_B_BASE_IDX                                                        2
#define mmCOL_MAN0_PRESCALE_CONTROL                                                                    0x120c
#define mmCOL_MAN0_PRESCALE_CONTROL_BASE_IDX                                                           2
#define mmCOL_MAN0_PRESCALE_VALUES_R                                                                   0x120d
#define mmCOL_MAN0_PRESCALE_VALUES_R_BASE_IDX                                                          2
#define mmCOL_MAN0_PRESCALE_VALUES_G                                                                   0x120e
#define mmCOL_MAN0_PRESCALE_VALUES_G_BASE_IDX                                                          2
#define mmCOL_MAN0_PRESCALE_VALUES_B                                                                   0x120f
#define mmCOL_MAN0_PRESCALE_VALUES_B_BASE_IDX                                                          2
#define mmCOL_MAN0_COL_MAN_OUTPUT_CSC_CONTROL                                                          0x1210
#define mmCOL_MAN0_COL_MAN_OUTPUT_CSC_CONTROL_BASE_IDX                                                 2
#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_A                                                                0x1211
#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_A_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_A                                                                0x1212
#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_A_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_A                                                                0x1213
#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_A_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_A                                                                0x1214
#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_A_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_A                                                                0x1215
#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_A_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_A                                                                0x1216
#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_A_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_B                                                                0x1217
#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_B_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_B                                                                0x1218
#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_B_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_B                                                                0x1219
#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_B_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_B                                                                0x121a
#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_B_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_B                                                                0x121b
#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_B_BASE_IDX                                                       2
#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_B                                                                0x121c
#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_B_BASE_IDX                                                       2
#define mmCOL_MAN0_DENORM_CLAMP_CONTROL                                                                0x121d
#define mmCOL_MAN0_DENORM_CLAMP_CONTROL_BASE_IDX                                                       2
#define mmCOL_MAN0_DENORM_CLAMP_RANGE_R_CR                                                             0x121e
#define mmCOL_MAN0_DENORM_CLAMP_RANGE_R_CR_BASE_IDX                                                    2
#define mmCOL_MAN0_DENORM_CLAMP_RANGE_G_Y                                                              0x121f
#define mmCOL_MAN0_DENORM_CLAMP_RANGE_G_Y_BASE_IDX                                                     2
#define mmCOL_MAN0_DENORM_CLAMP_RANGE_B_CB                                                             0x1220
#define mmCOL_MAN0_DENORM_CLAMP_RANGE_B_CB_BASE_IDX                                                    2
#define mmCOL_MAN0_COL_MAN_FP_CONVERTED_FIELD                                                          0x1221
#define mmCOL_MAN0_COL_MAN_FP_CONVERTED_FIELD_BASE_IDX                                                 2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CONTROL                                                             0x1222
#define mmCOL_MAN0_COL_MAN_REGAMMA_CONTROL_BASE_IDX                                                    2
#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_INDEX                                                           0x1223
#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_INDEX_BASE_IDX                                                  2
#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_DATA                                                            0x1224
#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_DATA_BASE_IDX                                                   2
#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK                                                   0x1225
#define mmCOL_MAN0_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                          2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_START_CNTL                                                    0x1226
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL                                                    0x1227
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL1                                                     0x1228
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                            2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL2                                                     0x1229
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                            2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_0_1                                                    0x122a
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_2_3                                                    0x122b
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_4_5                                                    0x122c
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_6_7                                                    0x122d
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_8_9                                                    0x122e
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_10_11                                                  0x122f
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                         2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_12_13                                                  0x1230
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                         2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_14_15                                                  0x1231
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                         2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_START_CNTL                                                    0x1232
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL                                                    0x1233
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL1                                                     0x1234
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                            2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL2                                                     0x1235
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                            2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_0_1                                                    0x1236
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_2_3                                                    0x1237
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_4_5                                                    0x1238
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_6_7                                                    0x1239
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_8_9                                                    0x123a
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                           2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_10_11                                                  0x123b
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                         2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_12_13                                                  0x123c
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                         2
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_14_15                                                  0x123d
#define mmCOL_MAN0_COL_MAN_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                         2
#define mmCOL_MAN0_PACK_FIFO_ERROR                                                                     0x123e
#define mmCOL_MAN0_PACK_FIFO_ERROR_BASE_IDX                                                            2
#define mmCOL_MAN0_OUTPUT_FIFO_ERROR                                                                   0x123f
#define mmCOL_MAN0_OUTPUT_FIFO_ERROR_BASE_IDX                                                          2
#define mmCOL_MAN0_INPUT_GAMMA_LUT_AUTOFILL                                                            0x1240
#define mmCOL_MAN0_INPUT_GAMMA_LUT_AUTOFILL_BASE_IDX                                                   2
#define mmCOL_MAN0_INPUT_GAMMA_LUT_RW_INDEX                                                            0x1241
#define mmCOL_MAN0_INPUT_GAMMA_LUT_RW_INDEX_BASE_IDX                                                   2
#define mmCOL_MAN0_INPUT_GAMMA_LUT_SEQ_COLOR                                                           0x1242
#define mmCOL_MAN0_INPUT_GAMMA_LUT_SEQ_COLOR_BASE_IDX                                                  2
#define mmCOL_MAN0_INPUT_GAMMA_LUT_PWL_DATA                                                            0x1243
#define mmCOL_MAN0_INPUT_GAMMA_LUT_PWL_DATA_BASE_IDX                                                   2
#define mmCOL_MAN0_INPUT_GAMMA_LUT_30_COLOR                                                            0x1244
#define mmCOL_MAN0_INPUT_GAMMA_LUT_30_COLOR_BASE_IDX                                                   2
#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL1                                                        0x1245
#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL1_BASE_IDX                                               2
#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL2                                                        0x1246
#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL2_BASE_IDX                                               2
#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_B                                                            0x1247
#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_B_BASE_IDX                                                   2
#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_G                                                            0x1248
#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_G_BASE_IDX                                                   2
#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_R                                                            0x1249
#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_R_BASE_IDX                                                   2
#define mmCOL_MAN0_COL_MAN_DEGAMMA_CONTROL                                                             0x124a
#define mmCOL_MAN0_COL_MAN_DEGAMMA_CONTROL_BASE_IDX                                                    2
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_CONTROL                                                         0x124b
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_CONTROL_BASE_IDX                                                2
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C11_C12                                                         0x124c
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C11_C12_BASE_IDX                                                2
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C13_C14                                                         0x124d
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C13_C14_BASE_IDX                                                2
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C21_C22                                                         0x124e
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C21_C22_BASE_IDX                                                2
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C23_C24                                                         0x124f
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C23_C24_BASE_IDX                                                2
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C31_C32                                                         0x1250
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C31_C32_BASE_IDX                                                2
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C33_C34                                                         0x1251
#define mmCOL_MAN0_COL_MAN_GAMUT_REMAP_C33_C34_BASE_IDX                                                2


// addressBlock: dce_dc_dcfev0_dispdec
// base address: 0x0
#define mmDCFEV0_DCFEV_CLOCK_CONTROL                                                                   0x127e
#define mmDCFEV0_DCFEV_CLOCK_CONTROL_BASE_IDX                                                          2
#define mmDCFEV0_DCFEV_SOFT_RESET                                                                      0x127f
#define mmDCFEV0_DCFEV_SOFT_RESET_BASE_IDX                                                             2
#define mmDCFEV0_DCFEV_DMIFV_CLOCK_CONTROL                                                             0x1280
#define mmDCFEV0_DCFEV_DMIFV_CLOCK_CONTROL_BASE_IDX                                                    2
#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_CTRL                                                              0x1282
#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_CTRL_BASE_IDX                                                     2
#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_STATUS                                                            0x1283
#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_STATUS_BASE_IDX                                                   2
#define mmDCFEV0_DCFEV_MEM_PWR_CTRL                                                                    0x1284
#define mmDCFEV0_DCFEV_MEM_PWR_CTRL_BASE_IDX                                                           2
#define mmDCFEV0_DCFEV_MEM_PWR_CTRL2                                                                   0x1285
#define mmDCFEV0_DCFEV_MEM_PWR_CTRL2_BASE_IDX                                                          2
#define mmDCFEV0_DCFEV_MEM_PWR_STATUS                                                                  0x1286
#define mmDCFEV0_DCFEV_MEM_PWR_STATUS_BASE_IDX                                                         2
#define mmDCFEV0_DCFEV_L_FLUSH                                                                         0x1287
#define mmDCFEV0_DCFEV_L_FLUSH_BASE_IDX                                                                2
#define mmDCFEV0_DCFEV_C_FLUSH                                                                         0x1288
#define mmDCFEV0_DCFEV_C_FLUSH_BASE_IDX                                                                2
#define mmDCFEV0_DCFEV_MISC                                                                            0x128a
#define mmDCFEV0_DCFEV_MISC_BASE_IDX                                                                   2


// addressBlock: dce_dc_dc_perfmon11_dispdec
// base address: 0x49c8
#define mmDC_PERFMON11_PERFCOUNTER_CNTL                                                                0x1292
#define mmDC_PERFMON11_PERFCOUNTER_CNTL_BASE_IDX                                                       2
#define mmDC_PERFMON11_PERFCOUNTER_CNTL2                                                               0x1293
#define mmDC_PERFMON11_PERFCOUNTER_CNTL2_BASE_IDX                                                      2
#define mmDC_PERFMON11_PERFCOUNTER_STATE                                                               0x1294
#define mmDC_PERFMON11_PERFCOUNTER_STATE_BASE_IDX                                                      2
#define mmDC_PERFMON11_PERFMON_CNTL                                                                    0x1295
#define mmDC_PERFMON11_PERFMON_CNTL_BASE_IDX                                                           2
#define mmDC_PERFMON11_PERFMON_CNTL2                                                                   0x1296
#define mmDC_PERFMON11_PERFMON_CNTL2_BASE_IDX                                                          2
#define mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC                                                         0x1297
#define mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2
#define mmDC_PERFMON11_PERFMON_CVALUE_LOW                                                              0x1298
#define mmDC_PERFMON11_PERFMON_CVALUE_LOW_BASE_IDX                                                     2
#define mmDC_PERFMON11_PERFMON_HI                                                                      0x1299
#define mmDC_PERFMON11_PERFMON_HI_BASE_IDX                                                             2
#define mmDC_PERFMON11_PERFMON_LOW                                                                     0x129a
#define mmDC_PERFMON11_PERFMON_LOW_BASE_IDX                                                            2


// addressBlock: dce_dc_dmifv_pg0_dispdec
// base address: 0x0
#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL1                                                    0x129e
#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                           2
#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL2                                                    0x129f
#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                           2
#define mmDMIFV_PG0_DPGV0_WATERMARK_MASK_CONTROL                                                       0x12a0
#define mmDMIFV_PG0_DPGV0_WATERMARK_MASK_CONTROL_BASE_IDX                                              2
#define mmDMIFV_PG0_DPGV0_PIPE_URGENCY_CONTROL                                                         0x12a1
#define mmDMIFV_PG0_DPGV0_PIPE_URGENCY_CONTROL_BASE_IDX                                                2
#define mmDMIFV_PG0_DPGV0_PIPE_DPM_CONTROL                                                             0x12a2
#define mmDMIFV_PG0_DPGV0_PIPE_DPM_CONTROL_BASE_IDX                                                    2
#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL                                                         0x12a3
#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_BASE_IDX                                                2
#define mmDMIFV_PG0_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL                                                0x12a4
#define mmDMIFV_PG0_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL_BASE_IDX                                       2
#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH                                                0x12a5
#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH_BASE_IDX                                       2
#define mmDMIFV_PG0_DPGV0_REPEATER_PROGRAM                                                             0x12a6
#define mmDMIFV_PG0_DPGV0_REPEATER_PROGRAM_BASE_IDX                                                    2
#define mmDMIFV_PG0_DPGV0_CHK_PRE_PROC_CNTL                                                            0x12aa
#define mmDMIFV_PG0_DPGV0_CHK_PRE_PROC_CNTL_BASE_IDX                                                   2
#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL1                                                    0x12ab
#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                           2
#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL2                                                    0x12ac
#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                           2
#define mmDMIFV_PG0_DPGV1_WATERMARK_MASK_CONTROL                                                       0x12ad
#define mmDMIFV_PG0_DPGV1_WATERMARK_MASK_CONTROL_BASE_IDX                                              2
#define mmDMIFV_PG0_DPGV1_PIPE_URGENCY_CONTROL                                                         0x12ae
#define mmDMIFV_PG0_DPGV1_PIPE_URGENCY_CONTROL_BASE_IDX                                                2
#define mmDMIFV_PG0_DPGV1_PIPE_DPM_CONTROL                                                             0x12af
#define mmDMIFV_PG0_DPGV1_PIPE_DPM_CONTROL_BASE_IDX                                                    2
#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL                                                         0x12b0
#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_BASE_IDX                                                2
#define mmDMIFV_PG0_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL                                                0x12b1
#define mmDMIFV_PG0_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL_BASE_IDX                                       2
#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH                                                0x12b2
#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH_BASE_IDX                                       2
#define mmDMIFV_PG0_DPGV1_REPEATER_PROGRAM                                                             0x12b3
#define mmDMIFV_PG0_DPGV1_REPEATER_PROGRAM_BASE_IDX                                                    2
#define mmDMIFV_PG0_DPGV1_CHK_PRE_PROC_CNTL                                                            0x12b7
#define mmDMIFV_PG0_DPGV1_CHK_PRE_PROC_CNTL_BASE_IDX                                                   2


// addressBlock: dce_dc_blndv0_dispdec
// base address: 0x0
#define mmBLNDV0_BLNDV_CONTROL                                                                         0x12db
#define mmBLNDV0_BLNDV_CONTROL_BASE_IDX                                                                2
#define mmBLNDV0_BLNDV_SM_CONTROL2                                                                     0x12dc
#define mmBLNDV0_BLNDV_SM_CONTROL2_BASE_IDX                                                            2
#define mmBLNDV0_BLNDV_CONTROL2                                                                        0x12dd
#define mmBLNDV0_BLNDV_CONTROL2_BASE_IDX                                                               2
#define mmBLNDV0_BLNDV_UPDATE                                                                          0x12de
#define mmBLNDV0_BLNDV_UPDATE_BASE_IDX                                                                 2
#define mmBLNDV0_BLNDV_UNDERFLOW_INTERRUPT                                                             0x12df
#define mmBLNDV0_BLNDV_UNDERFLOW_INTERRUPT_BASE_IDX                                                    2
#define mmBLNDV0_BLNDV_V_UPDATE_LOCK                                                                   0x12e0
#define mmBLNDV0_BLNDV_V_UPDATE_LOCK_BASE_IDX                                                          2
#define mmBLNDV0_BLNDV_REG_UPDATE_STATUS                                                               0x12e1
#define mmBLNDV0_BLNDV_REG_UPDATE_STATUS_BASE_IDX                                                      2


// addressBlock: dce_dc_crtcv0_dispdec
// base address: 0x0
#define mmCRTCV0_CRTCV_H_BLANK_EARLY_NUM                                                               0x12e6
#define mmCRTCV0_CRTCV_H_BLANK_EARLY_NUM_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_H_TOTAL                                                                         0x12e7
#define mmCRTCV0_CRTCV_H_TOTAL_BASE_IDX                                                                2
#define mmCRTCV0_CRTCV_H_BLANK_START_END                                                               0x12e8
#define mmCRTCV0_CRTCV_H_BLANK_START_END_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_H_SYNC_A                                                                        0x12e9
#define mmCRTCV0_CRTCV_H_SYNC_A_BASE_IDX                                                               2
#define mmCRTCV0_CRTCV_H_SYNC_A_CNTL                                                                   0x12ea
#define mmCRTCV0_CRTCV_H_SYNC_A_CNTL_BASE_IDX                                                          2
#define mmCRTCV0_CRTCV_H_SYNC_B                                                                        0x12eb
#define mmCRTCV0_CRTCV_H_SYNC_B_BASE_IDX                                                               2
#define mmCRTCV0_CRTCV_H_SYNC_B_CNTL                                                                   0x12ec
#define mmCRTCV0_CRTCV_H_SYNC_B_CNTL_BASE_IDX                                                          2
#define mmCRTCV0_CRTCV_VBI_END                                                                         0x12ed
#define mmCRTCV0_CRTCV_VBI_END_BASE_IDX                                                                2
#define mmCRTCV0_CRTCV_V_TOTAL                                                                         0x12ee
#define mmCRTCV0_CRTCV_V_TOTAL_BASE_IDX                                                                2
#define mmCRTCV0_CRTCV_V_TOTAL_MIN                                                                     0x12ef
#define mmCRTCV0_CRTCV_V_TOTAL_MIN_BASE_IDX                                                            2
#define mmCRTCV0_CRTCV_V_TOTAL_MAX                                                                     0x12f0
#define mmCRTCV0_CRTCV_V_TOTAL_MAX_BASE_IDX                                                            2
#define mmCRTCV0_CRTCV_V_TOTAL_CONTROL                                                                 0x12f1
#define mmCRTCV0_CRTCV_V_TOTAL_CONTROL_BASE_IDX                                                        2
#define mmCRTCV0_CRTCV_V_TOTAL_INT_STATUS                                                              0x12f2
#define mmCRTCV0_CRTCV_V_TOTAL_INT_STATUS_BASE_IDX                                                     2
#define mmCRTCV0_CRTCV_VSYNC_NOM_INT_STATUS                                                            0x12f3
#define mmCRTCV0_CRTCV_VSYNC_NOM_INT_STATUS_BASE_IDX                                                   2
#define mmCRTCV0_CRTCV_V_BLANK_START_END                                                               0x12f4
#define mmCRTCV0_CRTCV_V_BLANK_START_END_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_V_SYNC_A                                                                        0x12f5
#define mmCRTCV0_CRTCV_V_SYNC_A_BASE_IDX                                                               2
#define mmCRTCV0_CRTCV_V_SYNC_A_CNTL                                                                   0x12f6
#define mmCRTCV0_CRTCV_V_SYNC_A_CNTL_BASE_IDX                                                          2
#define mmCRTCV0_CRTCV_V_SYNC_B                                                                        0x12f7
#define mmCRTCV0_CRTCV_V_SYNC_B_BASE_IDX                                                               2
#define mmCRTCV0_CRTCV_V_SYNC_B_CNTL                                                                   0x12f8
#define mmCRTCV0_CRTCV_V_SYNC_B_CNTL_BASE_IDX                                                          2
#define mmCRTCV0_CRTCV_DTMTEST_CNTL                                                                    0x12f9
#define mmCRTCV0_CRTCV_DTMTEST_CNTL_BASE_IDX                                                           2
#define mmCRTCV0_CRTCV_DTMTEST_STATUS_POSITION                                                         0x12fa
#define mmCRTCV0_CRTCV_DTMTEST_STATUS_POSITION_BASE_IDX                                                2
#define mmCRTCV0_CRTCV_TRIGA_CNTL                                                                      0x12fb
#define mmCRTCV0_CRTCV_TRIGA_CNTL_BASE_IDX                                                             2
#define mmCRTCV0_CRTCV_TRIGA_MANUAL_TRIG                                                               0x12fc
#define mmCRTCV0_CRTCV_TRIGA_MANUAL_TRIG_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_TRIGB_CNTL                                                                      0x12fd
#define mmCRTCV0_CRTCV_TRIGB_CNTL_BASE_IDX                                                             2
#define mmCRTCV0_CRTCV_TRIGB_MANUAL_TRIG                                                               0x12fe
#define mmCRTCV0_CRTCV_TRIGB_MANUAL_TRIG_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_FORCE_COUNT_NOW_CNTL                                                            0x12ff
#define mmCRTCV0_CRTCV_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                   2
#define mmCRTCV0_CRTCV_FLOW_CONTROL                                                                    0x1300
#define mmCRTCV0_CRTCV_FLOW_CONTROL_BASE_IDX                                                           2
#define mmCRTCV0_CRTCV_STEREO_FORCE_NEXT_EYE                                                           0x1301
#define mmCRTCV0_CRTCV_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                  2
#define mmCRTCV0_CRTCV_AVSYNC_COUNTER                                                                  0x1302
#define mmCRTCV0_CRTCV_AVSYNC_COUNTER_BASE_IDX                                                         2
#define mmCRTCV0_CRTCV_CONTROL                                                                         0x1303
#define mmCRTCV0_CRTCV_CONTROL_BASE_IDX                                                                2
#define mmCRTCV0_CRTCV_BLANK_CONTROL                                                                   0x1304
#define mmCRTCV0_CRTCV_BLANK_CONTROL_BASE_IDX                                                          2
#define mmCRTCV0_CRTCV_INTERLACE_CONTROL                                                               0x1305
#define mmCRTCV0_CRTCV_INTERLACE_CONTROL_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_INTERLACE_STATUS                                                                0x1306
#define mmCRTCV0_CRTCV_INTERLACE_STATUS_BASE_IDX                                                       2
#define mmCRTCV0_CRTCV_FIELD_INDICATION_CONTROL                                                        0x1307
#define mmCRTCV0_CRTCV_FIELD_INDICATION_CONTROL_BASE_IDX                                               2
#define mmCRTCV0_CRTCV_PIXEL_DATA_READBACK0                                                            0x1308
#define mmCRTCV0_CRTCV_PIXEL_DATA_READBACK0_BASE_IDX                                                   2
#define mmCRTCV0_CRTCV_PIXEL_DATA_READBACK1                                                            0x1309
#define mmCRTCV0_CRTCV_PIXEL_DATA_READBACK1_BASE_IDX                                                   2
#define mmCRTCV0_CRTCV_STATUS                                                                          0x130a
#define mmCRTCV0_CRTCV_STATUS_BASE_IDX                                                                 2
#define mmCRTCV0_CRTCV_STATUS_POSITION                                                                 0x130b
#define mmCRTCV0_CRTCV_STATUS_POSITION_BASE_IDX                                                        2
#define mmCRTCV0_CRTCV_NOM_VERT_POSITION                                                               0x130c
#define mmCRTCV0_CRTCV_NOM_VERT_POSITION_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_STATUS_FRAME_COUNT                                                              0x130d
#define mmCRTCV0_CRTCV_STATUS_FRAME_COUNT_BASE_IDX                                                     2
#define mmCRTCV0_CRTCV_STATUS_VF_COUNT                                                                 0x130e
#define mmCRTCV0_CRTCV_STATUS_VF_COUNT_BASE_IDX                                                        2
#define mmCRTCV0_CRTCV_STATUS_HV_COUNT                                                                 0x130f
#define mmCRTCV0_CRTCV_STATUS_HV_COUNT_BASE_IDX                                                        2
#define mmCRTCV0_CRTCV_COUNT_CONTROL                                                                   0x1310
#define mmCRTCV0_CRTCV_COUNT_CONTROL_BASE_IDX                                                          2
#define mmCRTCV0_CRTCV_COUNT_RESET                                                                     0x1311
#define mmCRTCV0_CRTCV_COUNT_RESET_BASE_IDX                                                            2
#define mmCRTCV0_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE                                                    0x1312
#define mmCRTCV0_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                           2
#define mmCRTCV0_CRTCV_VERT_SYNC_CONTROL                                                               0x1313
#define mmCRTCV0_CRTCV_VERT_SYNC_CONTROL_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_STEREO_STATUS                                                                   0x1314
#define mmCRTCV0_CRTCV_STEREO_STATUS_BASE_IDX                                                          2
#define mmCRTCV0_CRTCV_STEREO_CONTROL                                                                  0x1315
#define mmCRTCV0_CRTCV_STEREO_CONTROL_BASE_IDX                                                         2
#define mmCRTCV0_CRTCV_SNAPSHOT_STATUS                                                                 0x1316
#define mmCRTCV0_CRTCV_SNAPSHOT_STATUS_BASE_IDX                                                        2
#define mmCRTCV0_CRTCV_SNAPSHOT_CONTROL                                                                0x1317
#define mmCRTCV0_CRTCV_SNAPSHOT_CONTROL_BASE_IDX                                                       2
#define mmCRTCV0_CRTCV_SNAPSHOT_POSITION                                                               0x1318
#define mmCRTCV0_CRTCV_SNAPSHOT_POSITION_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_SNAPSHOT_FRAME                                                                  0x1319
#define mmCRTCV0_CRTCV_SNAPSHOT_FRAME_BASE_IDX                                                         2
#define mmCRTCV0_CRTCV_START_LINE_CONTROL                                                              0x131a
#define mmCRTCV0_CRTCV_START_LINE_CONTROL_BASE_IDX                                                     2
#define mmCRTCV0_CRTCV_INTERRUPT_CONTROL                                                               0x131b
#define mmCRTCV0_CRTCV_INTERRUPT_CONTROL_BASE_IDX                                                      2
#define mmCRTCV0_CRTCV_UPDATE_LOCK                                                                     0x131c
#define mmCRTCV0_CRTCV_UPDATE_LOCK_BASE_IDX                                                            2
#define mmCRTCV0_CRTCV_DOUBLE_BUFFER_CONTROL                                                           0x131d
#define mmCRTCV0_CRTCV_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                  2
#define mmCRTCV0_CRTCV_VGA_PARAMETER_CAPTURE_MODE                                                      0x131e
#define mmCRTCV0_CRTCV_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                             2
#define mmCRTCV0_CRTCV_TEST_PATTERN_CONTROL                                                            0x131f
#define mmCRTCV0_CRTCV_TEST_PATTERN_CONTROL_BASE_IDX                                                   2
#define mmCRTCV0_CRTCV_TEST_PATTERN_PARAMETERS                                                         0x1320
#define mmCRTCV0_CRTCV_TEST_PATTERN_PARAMETERS_BASE_IDX                                                2
#define mmCRTCV0_CRTCV_TEST_PATTERN_COLOR                                                              0x1321
#define mmCRTCV0_CRTCV_TEST_PATTERN_COLOR_BASE_IDX                                                     2
#define mmCRTCV0_CRTCV_MASTER_UPDATE_LOCK                                                              0x1322
#define mmCRTCV0_CRTCV_MASTER_UPDATE_LOCK_BASE_IDX                                                     2
#define mmCRTCV0_CRTCV_MASTER_UPDATE_MODE                                                              0x1323
#define mmCRTCV0_CRTCV_MASTER_UPDATE_MODE_BASE_IDX                                                     2
#define mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT                                                          0x1324
#define mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                 2
#define mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER                                                    0x1325
#define mmCRTCV0_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                           2
#define mmCRTCV0_CRTCV_MVP_STATUS                                                                      0x1326
#define mmCRTCV0_CRTCV_MVP_STATUS_BASE_IDX                                                             2
#define mmCRTCV0_CRTCV_MASTER_EN                                                                       0x1327
#define mmCRTCV0_CRTCV_MASTER_EN_BASE_IDX                                                              2
#define mmCRTCV0_CRTCV_ALLOW_STOP_OFF_V_CNT                                                            0x1328
#define mmCRTCV0_CRTCV_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                   2
#define mmCRTCV0_CRTCV_V_UPDATE_INT_STATUS                                                             0x1329
#define mmCRTCV0_CRTCV_V_UPDATE_INT_STATUS_BASE_IDX                                                    2
#define mmCRTCV0_CRTCV_OVERSCAN_COLOR                                                                  0x132b
#define mmCRTCV0_CRTCV_OVERSCAN_COLOR_BASE_IDX                                                         2
#define mmCRTCV0_CRTCV_OVERSCAN_COLOR_EXT                                                              0x132c
#define mmCRTCV0_CRTCV_OVERSCAN_COLOR_EXT_BASE_IDX                                                     2
#define mmCRTCV0_CRTCV_BLANK_DATA_COLOR                                                                0x132d
#define mmCRTCV0_CRTCV_BLANK_DATA_COLOR_BASE_IDX                                                       2
#define mmCRTCV0_CRTCV_BLANK_DATA_COLOR_EXT                                                            0x132e
#define mmCRTCV0_CRTCV_BLANK_DATA_COLOR_EXT_BASE_IDX                                                   2
#define mmCRTCV0_CRTCV_BLACK_COLOR                                                                     0x132f
#define mmCRTCV0_CRTCV_BLACK_COLOR_BASE_IDX                                                            2
#define mmCRTCV0_CRTCV_BLACK_COLOR_EXT                                                                 0x1330
#define mmCRTCV0_CRTCV_BLACK_COLOR_EXT_BASE_IDX                                                        2
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_POSITION                                                    0x1331
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                           2
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_CONTROL                                                     0x1332
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                            2
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_POSITION                                                    0x1333
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                           2
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_CONTROL                                                     0x1334
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                            2
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_POSITION                                                    0x1335
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                           2
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_CONTROL                                                     0x1336
#define mmCRTCV0_CRTCV_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                            2
#define mmCRTCV0_CRTCV_CRC_CNTL                                                                        0x1337
#define mmCRTCV0_CRTCV_CRC_CNTL_BASE_IDX                                                               2
#define mmCRTCV0_CRTCV_CRC0_WINDOWA_X_CONTROL                                                          0x1338
#define mmCRTCV0_CRTCV_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                 2
#define mmCRTCV0_CRTCV_CRC0_WINDOWA_Y_CONTROL                                                          0x1339
#define mmCRTCV0_CRTCV_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                 2
#define mmCRTCV0_CRTCV_CRC0_WINDOWB_X_CONTROL                                                          0x133a
#define mmCRTCV0_CRTCV_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                 2
#define mmCRTCV0_CRTCV_CRC0_WINDOWB_Y_CONTROL                                                          0x133b
#define mmCRTCV0_CRTCV_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                 2
#define mmCRTCV0_CRTCV_CRC0_DATA_RG                                                                    0x133c
#define mmCRTCV0_CRTCV_CRC0_DATA_RG_BASE_IDX                                                           2
#define mmCRTCV0_CRTCV_CRC0_DATA_B                                                                     0x133d
#define mmCRTCV0_CRTCV_CRC0_DATA_B_BASE_IDX                                                            2
#define mmCRTCV0_CRTCV_CRC1_WINDOWA_X_CONTROL                                                          0x133e
#define mmCRTCV0_CRTCV_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                 2
#define mmCRTCV0_CRTCV_CRC1_WINDOWA_Y_CONTROL                                                          0x133f
#define mmCRTCV0_CRTCV_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                 2
#define mmCRTCV0_CRTCV_CRC1_WINDOWB_X_CONTROL                                                          0x1340
#define mmCRTCV0_CRTCV_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                 2
#define mmCRTCV0_CRTCV_CRC1_WINDOWB_Y_CONTROL                                                          0x1341
#define mmCRTCV0_CRTCV_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                 2
#define mmCRTCV0_CRTCV_CRC1_DATA_RG                                                                    0x1342
#define mmCRTCV0_CRTCV_CRC1_DATA_RG_BASE_IDX                                                           2
#define mmCRTCV0_CRTCV_CRC1_DATA_B                                                                     0x1343
#define mmCRTCV0_CRTCV_CRC1_DATA_B_BASE_IDX                                                            2
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_CONTROL                                                         0x1344
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                2
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_START                                                    0x1345
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                           2
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_END                                                      0x1346
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                             2
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                          0x1347
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                 2
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                               0x1348
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                      2
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                        0x1349
#define mmCRTCV0_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                               2
#define mmCRTCV0_CRTCV_STATIC_SCREEN_CONTROL                                                           0x134a
#define mmCRTCV0_CRTCV_STATIC_SCREEN_CONTROL_BASE_IDX                                                  2
#define mmCRTCV0_CRTCV_3D_STRUCTURE_CONTROL                                                            0x134b
#define mmCRTCV0_CRTCV_3D_STRUCTURE_CONTROL_BASE_IDX                                                   2
#define mmCRTCV0_CRTCV_GSL_VSYNC_GAP                                                                   0x134c
#define mmCRTCV0_CRTCV_GSL_VSYNC_GAP_BASE_IDX                                                          2
#define mmCRTCV0_CRTCV_GSL_WINDOW                                                                      0x134d
#define mmCRTCV0_CRTCV_GSL_WINDOW_BASE_IDX                                                             2
#define mmCRTCV0_CRTCV_GSL_CONTROL                                                                     0x134e
#define mmCRTCV0_CRTCV_GSL_CONTROL_BASE_IDX                                                            2


// addressBlock: dce_dc_unp1_dispdec
// base address: 0x800
#define mmUNP1_UNP_GRPH_ENABLE                                                                         0x135a
#define mmUNP1_UNP_GRPH_ENABLE_BASE_IDX                                                                2
#define mmUNP1_UNP_GRPH_CONTROL                                                                        0x135b
#define mmUNP1_UNP_GRPH_CONTROL_BASE_IDX                                                               2
#define mmUNP1_UNP_GRPH_CONTROL_C                                                                      0x135c
#define mmUNP1_UNP_GRPH_CONTROL_C_BASE_IDX                                                             2
#define mmUNP1_UNP_GRPH_CONTROL_EXP                                                                    0x135d
#define mmUNP1_UNP_GRPH_CONTROL_EXP_BASE_IDX                                                           2
#define mmUNP1_UNP_GRPH_SWAP_CNTL                                                                      0x135e
#define mmUNP1_UNP_GRPH_SWAP_CNTL_BASE_IDX                                                             2
#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L                                                      0x135f
#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L_BASE_IDX                                             2
#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C                                                      0x1360
#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                             2
#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L                                                 0x1361
#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                        2
#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C                                                 0x1362
#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                        2
#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L                                               0x1363
#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L_BASE_IDX                                      2
#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C                                               0x1364
#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C_BASE_IDX                                      2
#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                                          0x1365
#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                 2
#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                                          0x1366
#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2
#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L                                                    0x1367
#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L_BASE_IDX                                           2
#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C                                                    0x1368
#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                           2
#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L                                               0x1369
#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L_BASE_IDX                                      2
#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C                                               0x136a
#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2
#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L                                             0x136b
#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L_BASE_IDX                                    2
#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C                                             0x136c
#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C_BASE_IDX                                    2
#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                                        0x136d
#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_BASE_IDX                               2
#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                                        0x136e
#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2
#define mmUNP1_UNP_GRPH_PITCH_L                                                                        0x136f
#define mmUNP1_UNP_GRPH_PITCH_L_BASE_IDX                                                               2
#define mmUNP1_UNP_GRPH_PITCH_C                                                                        0x1370
#define mmUNP1_UNP_GRPH_PITCH_C_BASE_IDX                                                               2
#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_L                                                             0x1371
#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_L_BASE_IDX                                                    2
#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_C                                                             0x1372
#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_C_BASE_IDX                                                    2
#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_L                                                             0x1373
#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_L_BASE_IDX                                                    2
#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_C                                                             0x1374
#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_C_BASE_IDX                                                    2
#define mmUNP1_UNP_GRPH_X_START_L                                                                      0x1375
#define mmUNP1_UNP_GRPH_X_START_L_BASE_IDX                                                             2
#define mmUNP1_UNP_GRPH_X_START_C                                                                      0x1376
#define mmUNP1_UNP_GRPH_X_START_C_BASE_IDX                                                             2
#define mmUNP1_UNP_GRPH_Y_START_L                                                                      0x1377
#define mmUNP1_UNP_GRPH_Y_START_L_BASE_IDX                                                             2
#define mmUNP1_UNP_GRPH_Y_START_C                                                                      0x1378
#define mmUNP1_UNP_GRPH_Y_START_C_BASE_IDX                                                             2
#define mmUNP1_UNP_GRPH_X_END_L                                                                        0x1379
#define mmUNP1_UNP_GRPH_X_END_L_BASE_IDX                                                               2
#define mmUNP1_UNP_GRPH_X_END_C                                                                        0x137a
#define mmUNP1_UNP_GRPH_X_END_C_BASE_IDX                                                               2
#define mmUNP1_UNP_GRPH_Y_END_L                                                                        0x137b
#define mmUNP1_UNP_GRPH_Y_END_L_BASE_IDX                                                               2
#define mmUNP1_UNP_GRPH_Y_END_C                                                                        0x137c
#define mmUNP1_UNP_GRPH_Y_END_C_BASE_IDX                                                               2
#define mmUNP1_UNP_GRPH_UPDATE                                                                         0x137d
#define mmUNP1_UNP_GRPH_UPDATE_BASE_IDX                                                                2
#define mmUNP1_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT                                                      0x137e
#define mmUNP1_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT_BASE_IDX                                             2
#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_L                                                        0x137f
#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_L_BASE_IDX                                               2
#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_C                                                        0x1380
#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_C_BASE_IDX                                               2
#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L                                                   0x1381
#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L_BASE_IDX                                          2
#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C                                                   0x1382
#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C_BASE_IDX                                          2
#define mmUNP1_UNP_DVMM_PTE_CONTROL                                                                    0x1383
#define mmUNP1_UNP_DVMM_PTE_CONTROL_BASE_IDX                                                           2
#define mmUNP1_UNP_DVMM_PTE_CONTROL_C                                                                  0x1384
#define mmUNP1_UNP_DVMM_PTE_CONTROL_C_BASE_IDX                                                         2
#define mmUNP1_UNP_DVMM_PTE_ARB_CONTROL                                                                0x1385
#define mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_BASE_IDX                                                       2
#define mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_C                                                              0x1386
#define mmUNP1_UNP_DVMM_PTE_ARB_CONTROL_C_BASE_IDX                                                     2
#define mmUNP1_UNP_GRPH_INTERRUPT_STATUS                                                               0x1387
#define mmUNP1_UNP_GRPH_INTERRUPT_STATUS_BASE_IDX                                                      2
#define mmUNP1_UNP_GRPH_INTERRUPT_CONTROL                                                              0x1388
#define mmUNP1_UNP_GRPH_INTERRUPT_CONTROL_BASE_IDX                                                     2
#define mmUNP1_UNP_GRPH_STEREOSYNC_FLIP                                                                0x1389
#define mmUNP1_UNP_GRPH_STEREOSYNC_FLIP_BASE_IDX                                                       2
#define mmUNP1_UNP_FLIP_CONTROL                                                                        0x138a
#define mmUNP1_UNP_FLIP_CONTROL_BASE_IDX                                                               2
#define mmUNP1_UNP_CRC_CONTROL                                                                         0x138b
#define mmUNP1_UNP_CRC_CONTROL_BASE_IDX                                                                2
#define mmUNP1_UNP_CRC_MASK                                                                            0x138c
#define mmUNP1_UNP_CRC_MASK_BASE_IDX                                                                   2
#define mmUNP1_UNP_CRC_CURRENT                                                                         0x138d
#define mmUNP1_UNP_CRC_CURRENT_BASE_IDX                                                                2
#define mmUNP1_UNP_CRC_LAST                                                                            0x138e
#define mmUNP1_UNP_CRC_LAST_BASE_IDX                                                                   2
#define mmUNP1_UNP_LB_DATA_GAP_BETWEEN_CHUNK                                                           0x138f
#define mmUNP1_UNP_LB_DATA_GAP_BETWEEN_CHUNK_BASE_IDX                                                  2
#define mmUNP1_UNP_HW_ROTATION                                                                         0x1390
#define mmUNP1_UNP_HW_ROTATION_BASE_IDX                                                                2


// addressBlock: dce_dc_lbv1_dispdec
// base address: 0x800
#define mmLBV1_LBV_DATA_FORMAT                                                                         0x1396
#define mmLBV1_LBV_DATA_FORMAT_BASE_IDX                                                                2
#define mmLBV1_LBV_MEMORY_CTRL                                                                         0x1397
#define mmLBV1_LBV_MEMORY_CTRL_BASE_IDX                                                                2
#define mmLBV1_LBV_MEMORY_SIZE_STATUS                                                                  0x1398
#define mmLBV1_LBV_MEMORY_SIZE_STATUS_BASE_IDX                                                         2
#define mmLBV1_LBV_DESKTOP_HEIGHT                                                                      0x1399
#define mmLBV1_LBV_DESKTOP_HEIGHT_BASE_IDX                                                             2
#define mmLBV1_LBV_VLINE_START_END                                                                     0x139a
#define mmLBV1_LBV_VLINE_START_END_BASE_IDX                                                            2
#define mmLBV1_LBV_VLINE2_START_END                                                                    0x139b
#define mmLBV1_LBV_VLINE2_START_END_BASE_IDX                                                           2
#define mmLBV1_LBV_V_COUNTER                                                                           0x139c
#define mmLBV1_LBV_V_COUNTER_BASE_IDX                                                                  2
#define mmLBV1_LBV_SNAPSHOT_V_COUNTER                                                                  0x139d
#define mmLBV1_LBV_SNAPSHOT_V_COUNTER_BASE_IDX                                                         2
#define mmLBV1_LBV_V_COUNTER_CHROMA                                                                    0x139e
#define mmLBV1_LBV_V_COUNTER_CHROMA_BASE_IDX                                                           2
#define mmLBV1_LBV_SNAPSHOT_V_COUNTER_CHROMA                                                           0x139f
#define mmLBV1_LBV_SNAPSHOT_V_COUNTER_CHROMA_BASE_IDX                                                  2
#define mmLBV1_LBV_INTERRUPT_MASK                                                                      0x13a0
#define mmLBV1_LBV_INTERRUPT_MASK_BASE_IDX                                                             2
#define mmLBV1_LBV_VLINE_STATUS                                                                        0x13a1
#define mmLBV1_LBV_VLINE_STATUS_BASE_IDX                                                               2
#define mmLBV1_LBV_VLINE2_STATUS                                                                       0x13a2
#define mmLBV1_LBV_VLINE2_STATUS_BASE_IDX                                                              2
#define mmLBV1_LBV_VBLANK_STATUS                                                                       0x13a3
#define mmLBV1_LBV_VBLANK_STATUS_BASE_IDX                                                              2
#define mmLBV1_LBV_SYNC_RESET_SEL                                                                      0x13a4
#define mmLBV1_LBV_SYNC_RESET_SEL_BASE_IDX                                                             2
#define mmLBV1_LBV_BLACK_KEYER_R_CR                                                                    0x13a5
#define mmLBV1_LBV_BLACK_KEYER_R_CR_BASE_IDX                                                           2
#define mmLBV1_LBV_BLACK_KEYER_G_Y                                                                     0x13a6
#define mmLBV1_LBV_BLACK_KEYER_G_Y_BASE_IDX                                                            2
#define mmLBV1_LBV_BLACK_KEYER_B_CB                                                                    0x13a7
#define mmLBV1_LBV_BLACK_KEYER_B_CB_BASE_IDX                                                           2
#define mmLBV1_LBV_KEYER_COLOR_CTRL                                                                    0x13a8
#define mmLBV1_LBV_KEYER_COLOR_CTRL_BASE_IDX                                                           2
#define mmLBV1_LBV_KEYER_COLOR_R_CR                                                                    0x13a9
#define mmLBV1_LBV_KEYER_COLOR_R_CR_BASE_IDX                                                           2
#define mmLBV1_LBV_KEYER_COLOR_G_Y                                                                     0x13aa
#define mmLBV1_LBV_KEYER_COLOR_G_Y_BASE_IDX                                                            2
#define mmLBV1_LBV_KEYER_COLOR_B_CB                                                                    0x13ab
#define mmLBV1_LBV_KEYER_COLOR_B_CB_BASE_IDX                                                           2
#define mmLBV1_LBV_KEYER_COLOR_REP_R_CR                                                                0x13ac
#define mmLBV1_LBV_KEYER_COLOR_REP_R_CR_BASE_IDX                                                       2
#define mmLBV1_LBV_KEYER_COLOR_REP_G_Y                                                                 0x13ad
#define mmLBV1_LBV_KEYER_COLOR_REP_G_Y_BASE_IDX                                                        2
#define mmLBV1_LBV_KEYER_COLOR_REP_B_CB                                                                0x13ae
#define mmLBV1_LBV_KEYER_COLOR_REP_B_CB_BASE_IDX                                                       2
#define mmLBV1_LBV_BUFFER_LEVEL_STATUS                                                                 0x13af
#define mmLBV1_LBV_BUFFER_LEVEL_STATUS_BASE_IDX                                                        2
#define mmLBV1_LBV_BUFFER_URGENCY_CTRL                                                                 0x13b0
#define mmLBV1_LBV_BUFFER_URGENCY_CTRL_BASE_IDX                                                        2
#define mmLBV1_LBV_BUFFER_URGENCY_STATUS                                                               0x13b1
#define mmLBV1_LBV_BUFFER_URGENCY_STATUS_BASE_IDX                                                      2
#define mmLBV1_LBV_BUFFER_STATUS                                                                       0x13b2
#define mmLBV1_LBV_BUFFER_STATUS_BASE_IDX                                                              2
#define mmLBV1_LBV_NO_OUTSTANDING_REQ_STATUS                                                           0x13b3
#define mmLBV1_LBV_NO_OUTSTANDING_REQ_STATUS_BASE_IDX                                                  2


// addressBlock: dce_dc_sclv1_dispdec
// base address: 0x800
#define mmSCLV1_SCLV_COEF_RAM_SELECT                                                                   0x13ca
#define mmSCLV1_SCLV_COEF_RAM_SELECT_BASE_IDX                                                          2
#define mmSCLV1_SCLV_COEF_RAM_TAP_DATA                                                                 0x13cb
#define mmSCLV1_SCLV_COEF_RAM_TAP_DATA_BASE_IDX                                                        2
#define mmSCLV1_SCLV_MODE                                                                              0x13cc
#define mmSCLV1_SCLV_MODE_BASE_IDX                                                                     2
#define mmSCLV1_SCLV_TAP_CONTROL                                                                       0x13cd
#define mmSCLV1_SCLV_TAP_CONTROL_BASE_IDX                                                              2
#define mmSCLV1_SCLV_CONTROL                                                                           0x13ce
#define mmSCLV1_SCLV_CONTROL_BASE_IDX                                                                  2
#define mmSCLV1_SCLV_MANUAL_REPLICATE_CONTROL                                                          0x13cf
#define mmSCLV1_SCLV_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                 2
#define mmSCLV1_SCLV_AUTOMATIC_MODE_CONTROL                                                            0x13d0
#define mmSCLV1_SCLV_AUTOMATIC_MODE_CONTROL_BASE_IDX                                                   2
#define mmSCLV1_SCLV_HORZ_FILTER_CONTROL                                                               0x13d1
#define mmSCLV1_SCLV_HORZ_FILTER_CONTROL_BASE_IDX                                                      2
#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO                                                           0x13d2
#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                  2
#define mmSCLV1_SCLV_HORZ_FILTER_INIT                                                                  0x13d3
#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BASE_IDX                                                         2
#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_C                                                         0x13d4
#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                2
#define mmSCLV1_SCLV_HORZ_FILTER_INIT_C                                                                0x13d5
#define mmSCLV1_SCLV_HORZ_FILTER_INIT_C_BASE_IDX                                                       2
#define mmSCLV1_SCLV_VERT_FILTER_CONTROL                                                               0x13d6
#define mmSCLV1_SCLV_VERT_FILTER_CONTROL_BASE_IDX                                                      2
#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO                                                           0x13d7
#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                  2
#define mmSCLV1_SCLV_VERT_FILTER_INIT                                                                  0x13d8
#define mmSCLV1_SCLV_VERT_FILTER_INIT_BASE_IDX                                                         2
#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT                                                              0x13d9
#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_BASE_IDX                                                     2
#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_C                                                         0x13da
#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                2
#define mmSCLV1_SCLV_VERT_FILTER_INIT_C                                                                0x13db
#define mmSCLV1_SCLV_VERT_FILTER_INIT_C_BASE_IDX                                                       2
#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_C                                                            0x13dc
#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                   2
#define mmSCLV1_SCLV_ROUND_OFFSET                                                                      0x13dd
#define mmSCLV1_SCLV_ROUND_OFFSET_BASE_IDX                                                             2
#define mmSCLV1_SCLV_UPDATE                                                                            0x13de
#define mmSCLV1_SCLV_UPDATE_BASE_IDX                                                                   2
#define mmSCLV1_SCLV_ALU_CONTROL                                                                       0x13df
#define mmSCLV1_SCLV_ALU_CONTROL_BASE_IDX                                                              2
#define mmSCLV1_SCLV_VIEWPORT_START                                                                    0x13e0
#define mmSCLV1_SCLV_VIEWPORT_START_BASE_IDX                                                           2
#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY                                                          0x13e1
#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_BASE_IDX                                                 2
#define mmSCLV1_SCLV_VIEWPORT_SIZE                                                                     0x13e2
#define mmSCLV1_SCLV_VIEWPORT_SIZE_BASE_IDX                                                            2
#define mmSCLV1_SCLV_VIEWPORT_START_C                                                                  0x13e3
#define mmSCLV1_SCLV_VIEWPORT_START_C_BASE_IDX                                                         2
#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_C                                                        0x13e4
#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_C_BASE_IDX                                               2
#define mmSCLV1_SCLV_VIEWPORT_SIZE_C                                                                   0x13e5
#define mmSCLV1_SCLV_VIEWPORT_SIZE_C_BASE_IDX                                                          2
#define mmSCLV1_SCLV_EXT_OVERSCAN_LEFT_RIGHT                                                           0x13e6
#define mmSCLV1_SCLV_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2
#define mmSCLV1_SCLV_EXT_OVERSCAN_TOP_BOTTOM                                                           0x13e7
#define mmSCLV1_SCLV_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2
#define mmSCLV1_SCLV_MODE_CHANGE_DET1                                                                  0x13e8
#define mmSCLV1_SCLV_MODE_CHANGE_DET1_BASE_IDX                                                         2
#define mmSCLV1_SCLV_MODE_CHANGE_DET2                                                                  0x13e9
#define mmSCLV1_SCLV_MODE_CHANGE_DET2_BASE_IDX                                                         2
#define mmSCLV1_SCLV_MODE_CHANGE_DET3                                                                  0x13ea
#define mmSCLV1_SCLV_MODE_CHANGE_DET3_BASE_IDX                                                         2
#define mmSCLV1_SCLV_MODE_CHANGE_MASK                                                                  0x13eb
#define mmSCLV1_SCLV_MODE_CHANGE_MASK_BASE_IDX                                                         2
#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT                                                              0x13ec
#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_BASE_IDX                                                     2
#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_C                                                            0x13ed
#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_C_BASE_IDX                                                   2


// addressBlock: dce_dc_col_man1_dispdec
// base address: 0x800
#define mmCOL_MAN1_COL_MAN_UPDATE                                                                      0x13fe
#define mmCOL_MAN1_COL_MAN_UPDATE_BASE_IDX                                                             2
#define mmCOL_MAN1_COL_MAN_INPUT_CSC_CONTROL                                                           0x13ff
#define mmCOL_MAN1_COL_MAN_INPUT_CSC_CONTROL_BASE_IDX                                                  2
#define mmCOL_MAN1_INPUT_CSC_C11_C12_A                                                                 0x1400
#define mmCOL_MAN1_INPUT_CSC_C11_C12_A_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C13_C14_A                                                                 0x1401
#define mmCOL_MAN1_INPUT_CSC_C13_C14_A_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C21_C22_A                                                                 0x1402
#define mmCOL_MAN1_INPUT_CSC_C21_C22_A_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C23_C24_A                                                                 0x1403
#define mmCOL_MAN1_INPUT_CSC_C23_C24_A_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C31_C32_A                                                                 0x1404
#define mmCOL_MAN1_INPUT_CSC_C31_C32_A_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C33_C34_A                                                                 0x1405
#define mmCOL_MAN1_INPUT_CSC_C33_C34_A_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C11_C12_B                                                                 0x1406
#define mmCOL_MAN1_INPUT_CSC_C11_C12_B_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C13_C14_B                                                                 0x1407
#define mmCOL_MAN1_INPUT_CSC_C13_C14_B_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C21_C22_B                                                                 0x1408
#define mmCOL_MAN1_INPUT_CSC_C21_C22_B_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C23_C24_B                                                                 0x1409
#define mmCOL_MAN1_INPUT_CSC_C23_C24_B_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C31_C32_B                                                                 0x140a
#define mmCOL_MAN1_INPUT_CSC_C31_C32_B_BASE_IDX                                                        2
#define mmCOL_MAN1_INPUT_CSC_C33_C34_B                                                                 0x140b
#define mmCOL_MAN1_INPUT_CSC_C33_C34_B_BASE_IDX                                                        2
#define mmCOL_MAN1_PRESCALE_CONTROL                                                                    0x140c
#define mmCOL_MAN1_PRESCALE_CONTROL_BASE_IDX                                                           2
#define mmCOL_MAN1_PRESCALE_VALUES_R                                                                   0x140d
#define mmCOL_MAN1_PRESCALE_VALUES_R_BASE_IDX                                                          2
#define mmCOL_MAN1_PRESCALE_VALUES_G                                                                   0x140e
#define mmCOL_MAN1_PRESCALE_VALUES_G_BASE_IDX                                                          2
#define mmCOL_MAN1_PRESCALE_VALUES_B                                                                   0x140f
#define mmCOL_MAN1_PRESCALE_VALUES_B_BASE_IDX                                                          2
#define mmCOL_MAN1_COL_MAN_OUTPUT_CSC_CONTROL                                                          0x1410
#define mmCOL_MAN1_COL_MAN_OUTPUT_CSC_CONTROL_BASE_IDX                                                 2
#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_A                                                                0x1411
#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_A_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_A                                                                0x1412
#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_A_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_A                                                                0x1413
#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_A_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_A                                                                0x1414
#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_A_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_A                                                                0x1415
#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_A_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_A                                                                0x1416
#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_A_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_B                                                                0x1417
#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_B_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_B                                                                0x1418
#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_B_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_B                                                                0x1419
#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_B_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_B                                                                0x141a
#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_B_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_B                                                                0x141b
#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_B_BASE_IDX                                                       2
#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_B                                                                0x141c
#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_B_BASE_IDX                                                       2
#define mmCOL_MAN1_DENORM_CLAMP_CONTROL                                                                0x141d
#define mmCOL_MAN1_DENORM_CLAMP_CONTROL_BASE_IDX                                                       2
#define mmCOL_MAN1_DENORM_CLAMP_RANGE_R_CR                                                             0x141e
#define mmCOL_MAN1_DENORM_CLAMP_RANGE_R_CR_BASE_IDX                                                    2
#define mmCOL_MAN1_DENORM_CLAMP_RANGE_G_Y                                                              0x141f
#define mmCOL_MAN1_DENORM_CLAMP_RANGE_G_Y_BASE_IDX                                                     2
#define mmCOL_MAN1_DENORM_CLAMP_RANGE_B_CB                                                             0x1420
#define mmCOL_MAN1_DENORM_CLAMP_RANGE_B_CB_BASE_IDX                                                    2
#define mmCOL_MAN1_COL_MAN_FP_CONVERTED_FIELD                                                          0x1421
#define mmCOL_MAN1_COL_MAN_FP_CONVERTED_FIELD_BASE_IDX                                                 2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CONTROL                                                             0x1422
#define mmCOL_MAN1_COL_MAN_REGAMMA_CONTROL_BASE_IDX                                                    2
#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_INDEX                                                           0x1423
#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_INDEX_BASE_IDX                                                  2
#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_DATA                                                            0x1424
#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_DATA_BASE_IDX                                                   2
#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK                                                   0x1425
#define mmCOL_MAN1_COL_MAN_REGAMMA_LUT_WRITE_EN_MASK_BASE_IDX                                          2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_START_CNTL                                                    0x1426
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_START_CNTL_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL                                                    0x1427
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_SLOPE_CNTL_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL1                                                     0x1428
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL1_BASE_IDX                                            2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL2                                                     0x1429
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_END_CNTL2_BASE_IDX                                            2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_0_1                                                    0x142a
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_0_1_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_2_3                                                    0x142b
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_2_3_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_4_5                                                    0x142c
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_4_5_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_6_7                                                    0x142d
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_6_7_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_8_9                                                    0x142e
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_8_9_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_10_11                                                  0x142f
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_10_11_BASE_IDX                                         2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_12_13                                                  0x1430
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_12_13_BASE_IDX                                         2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_14_15                                                  0x1431
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLA_REGION_14_15_BASE_IDX                                         2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_START_CNTL                                                    0x1432
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_START_CNTL_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL                                                    0x1433
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_SLOPE_CNTL_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL1                                                     0x1434
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL1_BASE_IDX                                            2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL2                                                     0x1435
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_END_CNTL2_BASE_IDX                                            2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_0_1                                                    0x1436
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_0_1_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_2_3                                                    0x1437
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_2_3_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_4_5                                                    0x1438
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_4_5_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_6_7                                                    0x1439
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_6_7_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_8_9                                                    0x143a
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_8_9_BASE_IDX                                           2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_10_11                                                  0x143b
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_10_11_BASE_IDX                                         2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_12_13                                                  0x143c
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_12_13_BASE_IDX                                         2
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_14_15                                                  0x143d
#define mmCOL_MAN1_COL_MAN_REGAMMA_CNTLB_REGION_14_15_BASE_IDX                                         2
#define mmCOL_MAN1_PACK_FIFO_ERROR                                                                     0x143e
#define mmCOL_MAN1_PACK_FIFO_ERROR_BASE_IDX                                                            2
#define mmCOL_MAN1_OUTPUT_FIFO_ERROR                                                                   0x143f
#define mmCOL_MAN1_OUTPUT_FIFO_ERROR_BASE_IDX                                                          2
#define mmCOL_MAN1_INPUT_GAMMA_LUT_AUTOFILL                                                            0x1440
#define mmCOL_MAN1_INPUT_GAMMA_LUT_AUTOFILL_BASE_IDX                                                   2
#define mmCOL_MAN1_INPUT_GAMMA_LUT_RW_INDEX                                                            0x1441
#define mmCOL_MAN1_INPUT_GAMMA_LUT_RW_INDEX_BASE_IDX                                                   2
#define mmCOL_MAN1_INPUT_GAMMA_LUT_SEQ_COLOR                                                           0x1442
#define mmCOL_MAN1_INPUT_GAMMA_LUT_SEQ_COLOR_BASE_IDX                                                  2
#define mmCOL_MAN1_INPUT_GAMMA_LUT_PWL_DATA                                                            0x1443
#define mmCOL_MAN1_INPUT_GAMMA_LUT_PWL_DATA_BASE_IDX                                                   2
#define mmCOL_MAN1_INPUT_GAMMA_LUT_30_COLOR                                                            0x1444
#define mmCOL_MAN1_INPUT_GAMMA_LUT_30_COLOR_BASE_IDX                                                   2
#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL1                                                        0x1445
#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL1_BASE_IDX                                               2
#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL2                                                        0x1446
#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL2_BASE_IDX                                               2
#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_B                                                            0x1447
#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_B_BASE_IDX                                                   2
#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_G                                                            0x1448
#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_G_BASE_IDX                                                   2
#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_R                                                            0x1449
#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_R_BASE_IDX                                                   2
#define mmCOL_MAN1_COL_MAN_DEGAMMA_CONTROL                                                             0x144a
#define mmCOL_MAN1_COL_MAN_DEGAMMA_CONTROL_BASE_IDX                                                    2
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_CONTROL                                                         0x144b
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_CONTROL_BASE_IDX                                                2
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C11_C12                                                         0x144c
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C11_C12_BASE_IDX                                                2
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C13_C14                                                         0x144d
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C13_C14_BASE_IDX                                                2
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C21_C22                                                         0x144e
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C21_C22_BASE_IDX                                                2
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C23_C24                                                         0x144f
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C23_C24_BASE_IDX                                                2
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C31_C32                                                         0x1450
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C31_C32_BASE_IDX                                                2
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C33_C34                                                         0x1451
#define mmCOL_MAN1_COL_MAN_GAMUT_REMAP_C33_C34_BASE_IDX                                                2


// addressBlock: dce_dc_dcfev1_dispdec
// base address: 0x800
#define mmDCFEV1_DCFEV_CLOCK_CONTROL                                                                   0x147e
#define mmDCFEV1_DCFEV_CLOCK_CONTROL_BASE_IDX                                                          2
#define mmDCFEV1_DCFEV_SOFT_RESET                                                                      0x147f
#define mmDCFEV1_DCFEV_SOFT_RESET_BASE_IDX                                                             2
#define mmDCFEV1_DCFEV_DMIFV_CLOCK_CONTROL                                                             0x1480
#define mmDCFEV1_DCFEV_DMIFV_CLOCK_CONTROL_BASE_IDX                                                    2
#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_CTRL                                                              0x1482
#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_CTRL_BASE_IDX                                                     2
#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_STATUS                                                            0x1483
#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_STATUS_BASE_IDX                                                   2
#define mmDCFEV1_DCFEV_MEM_PWR_CTRL                                                                    0x1484
#define mmDCFEV1_DCFEV_MEM_PWR_CTRL_BASE_IDX                                                           2
#define mmDCFEV1_DCFEV_MEM_PWR_CTRL2                                                                   0x1485
#define mmDCFEV1_DCFEV_MEM_PWR_CTRL2_BASE_IDX                                                          2
#define mmDCFEV1_DCFEV_MEM_PWR_STATUS                                                                  0x1486
#define mmDCFEV1_DCFEV_MEM_PWR_STATUS_BASE_IDX                                                         2
#define mmDCFEV1_DCFEV_L_FLUSH                                                                         0x1487
#define mmDCFEV1_DCFEV_L_FLUSH_BASE_IDX                                                                2
#define mmDCFEV1_DCFEV_C_FLUSH                                                                         0x1488
#define mmDCFEV1_DCFEV_C_FLUSH_BASE_IDX                                                                2
#define mmDCFEV1_DCFEV_MISC                                                                            0x148a
#define mmDCFEV1_DCFEV_MISC_BASE_IDX                                                                   2


// addressBlock: dce_dc_dc_perfmon12_dispdec
// base address: 0x51c8
#define mmDC_PERFMON12_PERFCOUNTER_CNTL                                                                0x1492
#define mmDC_PERFMON12_PERFCOUNTER_CNTL_BASE_IDX                                                       2
#define mmDC_PERFMON12_PERFCOUNTER_CNTL2                                                               0x1493
#define mmDC_PERFMON12_PERFCOUNTER_CNTL2_BASE_IDX                                                      2
#define mmDC_PERFMON12_PERFCOUNTER_STATE                                                               0x1494
#define mmDC_PERFMON12_PERFCOUNTER_STATE_BASE_IDX                                                      2
#define mmDC_PERFMON12_PERFMON_CNTL                                                                    0x1495
#define mmDC_PERFMON12_PERFMON_CNTL_BASE_IDX                                                           2
#define mmDC_PERFMON12_PERFMON_CNTL2                                                                   0x1496
#define mmDC_PERFMON12_PERFMON_CNTL2_BASE_IDX                                                          2
#define mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC                                                         0x1497
#define mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2
#define mmDC_PERFMON12_PERFMON_CVALUE_LOW                                                              0x1498
#define mmDC_PERFMON12_PERFMON_CVALUE_LOW_BASE_IDX                                                     2
#define mmDC_PERFMON12_PERFMON_HI                                                                      0x1499
#define mmDC_PERFMON12_PERFMON_HI_BASE_IDX                                                             2
#define mmDC_PERFMON12_PERFMON_LOW                                                                     0x149a
#define mmDC_PERFMON12_PERFMON_LOW_BASE_IDX                                                            2


// addressBlock: dce_dc_dmifv_pg1_dispdec
// base address: 0x800
#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL1                                                    0x149e
#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                           2
#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL2                                                    0x149f
#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                           2
#define mmDMIFV_PG1_DPGV0_WATERMARK_MASK_CONTROL                                                       0x14a0
#define mmDMIFV_PG1_DPGV0_WATERMARK_MASK_CONTROL_BASE_IDX                                              2
#define mmDMIFV_PG1_DPGV0_PIPE_URGENCY_CONTROL                                                         0x14a1
#define mmDMIFV_PG1_DPGV0_PIPE_URGENCY_CONTROL_BASE_IDX                                                2
#define mmDMIFV_PG1_DPGV0_PIPE_DPM_CONTROL                                                             0x14a2
#define mmDMIFV_PG1_DPGV0_PIPE_DPM_CONTROL_BASE_IDX                                                    2
#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL                                                         0x14a3
#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_BASE_IDX                                                2
#define mmDMIFV_PG1_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL                                                0x14a4
#define mmDMIFV_PG1_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL_BASE_IDX                                       2
#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH                                                0x14a5
#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH_BASE_IDX                                       2
#define mmDMIFV_PG1_DPGV0_REPEATER_PROGRAM                                                             0x14a6
#define mmDMIFV_PG1_DPGV0_REPEATER_PROGRAM_BASE_IDX                                                    2
#define mmDMIFV_PG1_DPGV0_CHK_PRE_PROC_CNTL                                                            0x14aa
#define mmDMIFV_PG1_DPGV0_CHK_PRE_PROC_CNTL_BASE_IDX                                                   2
#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL1                                                    0x14ab
#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL1_BASE_IDX                                           2
#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL2                                                    0x14ac
#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL2_BASE_IDX                                           2
#define mmDMIFV_PG1_DPGV1_WATERMARK_MASK_CONTROL                                                       0x14ad
#define mmDMIFV_PG1_DPGV1_WATERMARK_MASK_CONTROL_BASE_IDX                                              2
#define mmDMIFV_PG1_DPGV1_PIPE_URGENCY_CONTROL                                                         0x14ae
#define mmDMIFV_PG1_DPGV1_PIPE_URGENCY_CONTROL_BASE_IDX                                                2
#define mmDMIFV_PG1_DPGV1_PIPE_DPM_CONTROL                                                             0x14af
#define mmDMIFV_PG1_DPGV1_PIPE_DPM_CONTROL_BASE_IDX                                                    2
#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL                                                         0x14b0
#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_BASE_IDX                                                2
#define mmDMIFV_PG1_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL                                                0x14b1
#define mmDMIFV_PG1_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL_BASE_IDX                                       2
#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH                                                0x14b2
#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH_BASE_IDX                                       2
#define mmDMIFV_PG1_DPGV1_REPEATER_PROGRAM                                                             0x14b3
#define mmDMIFV_PG1_DPGV1_REPEATER_PROGRAM_BASE_IDX                                                    2
#define mmDMIFV_PG1_DPGV1_CHK_PRE_PROC_CNTL                                                            0x14b7
#define mmDMIFV_PG1_DPGV1_CHK_PRE_PROC_CNTL_BASE_IDX                                                   2


// addressBlock: dce_dc_blndv1_dispdec
// base address: 0x800
#define mmBLNDV1_BLNDV_CONTROL                                                                         0x14db
#define mmBLNDV1_BLNDV_CONTROL_BASE_IDX                                                                2
#define mmBLNDV1_BLNDV_SM_CONTROL2                                                                     0x14dc
#define mmBLNDV1_BLNDV_SM_CONTROL2_BASE_IDX                                                            2
#define mmBLNDV1_BLNDV_CONTROL2                                                                        0x14dd
#define mmBLNDV1_BLNDV_CONTROL2_BASE_IDX                                                               2
#define mmBLNDV1_BLNDV_UPDATE                                                                          0x14de
#define mmBLNDV1_BLNDV_UPDATE_BASE_IDX                                                                 2
#define mmBLNDV1_BLNDV_UNDERFLOW_INTERRUPT                                                             0x14df
#define mmBLNDV1_BLNDV_UNDERFLOW_INTERRUPT_BASE_IDX                                                    2
#define mmBLNDV1_BLNDV_V_UPDATE_LOCK                                                                   0x14e0
#define mmBLNDV1_BLNDV_V_UPDATE_LOCK_BASE_IDX                                                          2
#define mmBLNDV1_BLNDV_REG_UPDATE_STATUS                                                               0x14e1
#define mmBLNDV1_BLNDV_REG_UPDATE_STATUS_BASE_IDX                                                      2


// addressBlock: dce_dc_crtcv1_dispdec
// base address: 0x800
#define mmCRTCV1_CRTCV_H_BLANK_EARLY_NUM                                                               0x14e6
#define mmCRTCV1_CRTCV_H_BLANK_EARLY_NUM_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_H_TOTAL                                                                         0x14e7
#define mmCRTCV1_CRTCV_H_TOTAL_BASE_IDX                                                                2
#define mmCRTCV1_CRTCV_H_BLANK_START_END                                                               0x14e8
#define mmCRTCV1_CRTCV_H_BLANK_START_END_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_H_SYNC_A                                                                        0x14e9
#define mmCRTCV1_CRTCV_H_SYNC_A_BASE_IDX                                                               2
#define mmCRTCV1_CRTCV_H_SYNC_A_CNTL                                                                   0x14ea
#define mmCRTCV1_CRTCV_H_SYNC_A_CNTL_BASE_IDX                                                          2
#define mmCRTCV1_CRTCV_H_SYNC_B                                                                        0x14eb
#define mmCRTCV1_CRTCV_H_SYNC_B_BASE_IDX                                                               2
#define mmCRTCV1_CRTCV_H_SYNC_B_CNTL                                                                   0x14ec
#define mmCRTCV1_CRTCV_H_SYNC_B_CNTL_BASE_IDX                                                          2
#define mmCRTCV1_CRTCV_VBI_END                                                                         0x14ed
#define mmCRTCV1_CRTCV_VBI_END_BASE_IDX                                                                2
#define mmCRTCV1_CRTCV_V_TOTAL                                                                         0x14ee
#define mmCRTCV1_CRTCV_V_TOTAL_BASE_IDX                                                                2
#define mmCRTCV1_CRTCV_V_TOTAL_MIN                                                                     0x14ef
#define mmCRTCV1_CRTCV_V_TOTAL_MIN_BASE_IDX                                                            2
#define mmCRTCV1_CRTCV_V_TOTAL_MAX                                                                     0x14f0
#define mmCRTCV1_CRTCV_V_TOTAL_MAX_BASE_IDX                                                            2
#define mmCRTCV1_CRTCV_V_TOTAL_CONTROL                                                                 0x14f1
#define mmCRTCV1_CRTCV_V_TOTAL_CONTROL_BASE_IDX                                                        2
#define mmCRTCV1_CRTCV_V_TOTAL_INT_STATUS                                                              0x14f2
#define mmCRTCV1_CRTCV_V_TOTAL_INT_STATUS_BASE_IDX                                                     2
#define mmCRTCV1_CRTCV_VSYNC_NOM_INT_STATUS                                                            0x14f3
#define mmCRTCV1_CRTCV_VSYNC_NOM_INT_STATUS_BASE_IDX                                                   2
#define mmCRTCV1_CRTCV_V_BLANK_START_END                                                               0x14f4
#define mmCRTCV1_CRTCV_V_BLANK_START_END_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_V_SYNC_A                                                                        0x14f5
#define mmCRTCV1_CRTCV_V_SYNC_A_BASE_IDX                                                               2
#define mmCRTCV1_CRTCV_V_SYNC_A_CNTL                                                                   0x14f6
#define mmCRTCV1_CRTCV_V_SYNC_A_CNTL_BASE_IDX                                                          2
#define mmCRTCV1_CRTCV_V_SYNC_B                                                                        0x14f7
#define mmCRTCV1_CRTCV_V_SYNC_B_BASE_IDX                                                               2
#define mmCRTCV1_CRTCV_V_SYNC_B_CNTL                                                                   0x14f8
#define mmCRTCV1_CRTCV_V_SYNC_B_CNTL_BASE_IDX                                                          2
#define mmCRTCV1_CRTCV_DTMTEST_CNTL                                                                    0x14f9
#define mmCRTCV1_CRTCV_DTMTEST_CNTL_BASE_IDX                                                           2
#define mmCRTCV1_CRTCV_DTMTEST_STATUS_POSITION                                                         0x14fa
#define mmCRTCV1_CRTCV_DTMTEST_STATUS_POSITION_BASE_IDX                                                2
#define mmCRTCV1_CRTCV_TRIGA_CNTL                                                                      0x14fb
#define mmCRTCV1_CRTCV_TRIGA_CNTL_BASE_IDX                                                             2
#define mmCRTCV1_CRTCV_TRIGA_MANUAL_TRIG                                                               0x14fc
#define mmCRTCV1_CRTCV_TRIGA_MANUAL_TRIG_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_TRIGB_CNTL                                                                      0x14fd
#define mmCRTCV1_CRTCV_TRIGB_CNTL_BASE_IDX                                                             2
#define mmCRTCV1_CRTCV_TRIGB_MANUAL_TRIG                                                               0x14fe
#define mmCRTCV1_CRTCV_TRIGB_MANUAL_TRIG_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_FORCE_COUNT_NOW_CNTL                                                            0x14ff
#define mmCRTCV1_CRTCV_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                   2
#define mmCRTCV1_CRTCV_FLOW_CONTROL                                                                    0x1500
#define mmCRTCV1_CRTCV_FLOW_CONTROL_BASE_IDX                                                           2
#define mmCRTCV1_CRTCV_STEREO_FORCE_NEXT_EYE                                                           0x1501
#define mmCRTCV1_CRTCV_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                  2
#define mmCRTCV1_CRTCV_AVSYNC_COUNTER                                                                  0x1502
#define mmCRTCV1_CRTCV_AVSYNC_COUNTER_BASE_IDX                                                         2
#define mmCRTCV1_CRTCV_CONTROL                                                                         0x1503
#define mmCRTCV1_CRTCV_CONTROL_BASE_IDX                                                                2
#define mmCRTCV1_CRTCV_BLANK_CONTROL                                                                   0x1504
#define mmCRTCV1_CRTCV_BLANK_CONTROL_BASE_IDX                                                          2
#define mmCRTCV1_CRTCV_INTERLACE_CONTROL                                                               0x1505
#define mmCRTCV1_CRTCV_INTERLACE_CONTROL_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_INTERLACE_STATUS                                                                0x1506
#define mmCRTCV1_CRTCV_INTERLACE_STATUS_BASE_IDX                                                       2
#define mmCRTCV1_CRTCV_FIELD_INDICATION_CONTROL                                                        0x1507
#define mmCRTCV1_CRTCV_FIELD_INDICATION_CONTROL_BASE_IDX                                               2
#define mmCRTCV1_CRTCV_PIXEL_DATA_READBACK0                                                            0x1508
#define mmCRTCV1_CRTCV_PIXEL_DATA_READBACK0_BASE_IDX                                                   2
#define mmCRTCV1_CRTCV_PIXEL_DATA_READBACK1                                                            0x1509
#define mmCRTCV1_CRTCV_PIXEL_DATA_READBACK1_BASE_IDX                                                   2
#define mmCRTCV1_CRTCV_STATUS                                                                          0x150a
#define mmCRTCV1_CRTCV_STATUS_BASE_IDX                                                                 2
#define mmCRTCV1_CRTCV_STATUS_POSITION                                                                 0x150b
#define mmCRTCV1_CRTCV_STATUS_POSITION_BASE_IDX                                                        2
#define mmCRTCV1_CRTCV_NOM_VERT_POSITION                                                               0x150c
#define mmCRTCV1_CRTCV_NOM_VERT_POSITION_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_STATUS_FRAME_COUNT                                                              0x150d
#define mmCRTCV1_CRTCV_STATUS_FRAME_COUNT_BASE_IDX                                                     2
#define mmCRTCV1_CRTCV_STATUS_VF_COUNT                                                                 0x150e
#define mmCRTCV1_CRTCV_STATUS_VF_COUNT_BASE_IDX                                                        2
#define mmCRTCV1_CRTCV_STATUS_HV_COUNT                                                                 0x150f
#define mmCRTCV1_CRTCV_STATUS_HV_COUNT_BASE_IDX                                                        2
#define mmCRTCV1_CRTCV_COUNT_CONTROL                                                                   0x1510
#define mmCRTCV1_CRTCV_COUNT_CONTROL_BASE_IDX                                                          2
#define mmCRTCV1_CRTCV_COUNT_RESET                                                                     0x1511
#define mmCRTCV1_CRTCV_COUNT_RESET_BASE_IDX                                                            2
#define mmCRTCV1_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE                                                    0x1512
#define mmCRTCV1_CRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                           2
#define mmCRTCV1_CRTCV_VERT_SYNC_CONTROL                                                               0x1513
#define mmCRTCV1_CRTCV_VERT_SYNC_CONTROL_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_STEREO_STATUS                                                                   0x1514
#define mmCRTCV1_CRTCV_STEREO_STATUS_BASE_IDX                                                          2
#define mmCRTCV1_CRTCV_STEREO_CONTROL                                                                  0x1515
#define mmCRTCV1_CRTCV_STEREO_CONTROL_BASE_IDX                                                         2
#define mmCRTCV1_CRTCV_SNAPSHOT_STATUS                                                                 0x1516
#define mmCRTCV1_CRTCV_SNAPSHOT_STATUS_BASE_IDX                                                        2
#define mmCRTCV1_CRTCV_SNAPSHOT_CONTROL                                                                0x1517
#define mmCRTCV1_CRTCV_SNAPSHOT_CONTROL_BASE_IDX                                                       2
#define mmCRTCV1_CRTCV_SNAPSHOT_POSITION                                                               0x1518
#define mmCRTCV1_CRTCV_SNAPSHOT_POSITION_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_SNAPSHOT_FRAME                                                                  0x1519
#define mmCRTCV1_CRTCV_SNAPSHOT_FRAME_BASE_IDX                                                         2
#define mmCRTCV1_CRTCV_START_LINE_CONTROL                                                              0x151a
#define mmCRTCV1_CRTCV_START_LINE_CONTROL_BASE_IDX                                                     2
#define mmCRTCV1_CRTCV_INTERRUPT_CONTROL                                                               0x151b
#define mmCRTCV1_CRTCV_INTERRUPT_CONTROL_BASE_IDX                                                      2
#define mmCRTCV1_CRTCV_UPDATE_LOCK                                                                     0x151c
#define mmCRTCV1_CRTCV_UPDATE_LOCK_BASE_IDX                                                            2
#define mmCRTCV1_CRTCV_DOUBLE_BUFFER_CONTROL                                                           0x151d
#define mmCRTCV1_CRTCV_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                  2
#define mmCRTCV1_CRTCV_VGA_PARAMETER_CAPTURE_MODE                                                      0x151e
#define mmCRTCV1_CRTCV_VGA_PARAMETER_CAPTURE_MODE_BASE_IDX                                             2
#define mmCRTCV1_CRTCV_TEST_PATTERN_CONTROL                                                            0x151f
#define mmCRTCV1_CRTCV_TEST_PATTERN_CONTROL_BASE_IDX                                                   2
#define mmCRTCV1_CRTCV_TEST_PATTERN_PARAMETERS                                                         0x1520
#define mmCRTCV1_CRTCV_TEST_PATTERN_PARAMETERS_BASE_IDX                                                2
#define mmCRTCV1_CRTCV_TEST_PATTERN_COLOR                                                              0x1521
#define mmCRTCV1_CRTCV_TEST_PATTERN_COLOR_BASE_IDX                                                     2
#define mmCRTCV1_CRTCV_MASTER_UPDATE_LOCK                                                              0x1522
#define mmCRTCV1_CRTCV_MASTER_UPDATE_LOCK_BASE_IDX                                                     2
#define mmCRTCV1_CRTCV_MASTER_UPDATE_MODE                                                              0x1523
#define mmCRTCV1_CRTCV_MASTER_UPDATE_MODE_BASE_IDX                                                     2
#define mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT                                                          0x1524
#define mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_BASE_IDX                                                 2
#define mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER                                                    0x1525
#define mmCRTCV1_CRTCV_MVP_INBAND_CNTL_INSERT_TIMER_BASE_IDX                                           2
#define mmCRTCV1_CRTCV_MVP_STATUS                                                                      0x1526
#define mmCRTCV1_CRTCV_MVP_STATUS_BASE_IDX                                                             2
#define mmCRTCV1_CRTCV_MASTER_EN                                                                       0x1527
#define mmCRTCV1_CRTCV_MASTER_EN_BASE_IDX                                                              2
#define mmCRTCV1_CRTCV_ALLOW_STOP_OFF_V_CNT                                                            0x1528
#define mmCRTCV1_CRTCV_ALLOW_STOP_OFF_V_CNT_BASE_IDX                                                   2
#define mmCRTCV1_CRTCV_V_UPDATE_INT_STATUS                                                             0x1529
#define mmCRTCV1_CRTCV_V_UPDATE_INT_STATUS_BASE_IDX                                                    2
#define mmCRTCV1_CRTCV_OVERSCAN_COLOR                                                                  0x152b
#define mmCRTCV1_CRTCV_OVERSCAN_COLOR_BASE_IDX                                                         2
#define mmCRTCV1_CRTCV_OVERSCAN_COLOR_EXT                                                              0x152c
#define mmCRTCV1_CRTCV_OVERSCAN_COLOR_EXT_BASE_IDX                                                     2
#define mmCRTCV1_CRTCV_BLANK_DATA_COLOR                                                                0x152d
#define mmCRTCV1_CRTCV_BLANK_DATA_COLOR_BASE_IDX                                                       2
#define mmCRTCV1_CRTCV_BLANK_DATA_COLOR_EXT                                                            0x152e
#define mmCRTCV1_CRTCV_BLANK_DATA_COLOR_EXT_BASE_IDX                                                   2
#define mmCRTCV1_CRTCV_BLACK_COLOR                                                                     0x152f
#define mmCRTCV1_CRTCV_BLACK_COLOR_BASE_IDX                                                            2
#define mmCRTCV1_CRTCV_BLACK_COLOR_EXT                                                                 0x1530
#define mmCRTCV1_CRTCV_BLACK_COLOR_EXT_BASE_IDX                                                        2
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_POSITION                                                    0x1531
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                           2
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_CONTROL                                                     0x1532
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                            2
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_POSITION                                                    0x1533
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                           2
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_CONTROL                                                     0x1534
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                            2
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_POSITION                                                    0x1535
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                           2
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_CONTROL                                                     0x1536
#define mmCRTCV1_CRTCV_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                            2
#define mmCRTCV1_CRTCV_CRC_CNTL                                                                        0x1537
#define mmCRTCV1_CRTCV_CRC_CNTL_BASE_IDX                                                               2
#define mmCRTCV1_CRTCV_CRC0_WINDOWA_X_CONTROL                                                          0x1538
#define mmCRTCV1_CRTCV_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                 2
#define mmCRTCV1_CRTCV_CRC0_WINDOWA_Y_CONTROL                                                          0x1539
#define mmCRTCV1_CRTCV_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                 2
#define mmCRTCV1_CRTCV_CRC0_WINDOWB_X_CONTROL                                                          0x153a
#define mmCRTCV1_CRTCV_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                 2
#define mmCRTCV1_CRTCV_CRC0_WINDOWB_Y_CONTROL                                                          0x153b
#define mmCRTCV1_CRTCV_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                 2
#define mmCRTCV1_CRTCV_CRC0_DATA_RG                                                                    0x153c
#define mmCRTCV1_CRTCV_CRC0_DATA_RG_BASE_IDX                                                           2
#define mmCRTCV1_CRTCV_CRC0_DATA_B                                                                     0x153d
#define mmCRTCV1_CRTCV_CRC0_DATA_B_BASE_IDX                                                            2
#define mmCRTCV1_CRTCV_CRC1_WINDOWA_X_CONTROL                                                          0x153e
#define mmCRTCV1_CRTCV_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                 2
#define mmCRTCV1_CRTCV_CRC1_WINDOWA_Y_CONTROL                                                          0x153f
#define mmCRTCV1_CRTCV_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                 2
#define mmCRTCV1_CRTCV_CRC1_WINDOWB_X_CONTROL                                                          0x1540
#define mmCRTCV1_CRTCV_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                 2
#define mmCRTCV1_CRTCV_CRC1_WINDOWB_Y_CONTROL                                                          0x1541
#define mmCRTCV1_CRTCV_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                 2
#define mmCRTCV1_CRTCV_CRC1_DATA_RG                                                                    0x1542
#define mmCRTCV1_CRTCV_CRC1_DATA_RG_BASE_IDX                                                           2
#define mmCRTCV1_CRTCV_CRC1_DATA_B                                                                     0x1543
#define mmCRTCV1_CRTCV_CRC1_DATA_B_BASE_IDX                                                            2
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_CONTROL                                                         0x1544
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_CONTROL_BASE_IDX                                                2
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_START                                                    0x1545
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_START_BASE_IDX                                           2
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_END                                                      0x1546
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_WINDOW_END_BASE_IDX                                             2
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                                          0x1547
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_BASE_IDX                                 2
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                               0x1548
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_INTERRUPT_CONTROL_BASE_IDX                                      2
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                                        0x1549
#define mmCRTCV1_CRTCV_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_BASE_IDX                               2
#define mmCRTCV1_CRTCV_STATIC_SCREEN_CONTROL                                                           0x154a
#define mmCRTCV1_CRTCV_STATIC_SCREEN_CONTROL_BASE_IDX                                                  2
#define mmCRTCV1_CRTCV_3D_STRUCTURE_CONTROL                                                            0x154b
#define mmCRTCV1_CRTCV_3D_STRUCTURE_CONTROL_BASE_IDX                                                   2
#define mmCRTCV1_CRTCV_GSL_VSYNC_GAP                                                                   0x154c
#define mmCRTCV1_CRTCV_GSL_VSYNC_GAP_BASE_IDX                                                          2
#define mmCRTCV1_CRTCV_GSL_WINDOW                                                                      0x154d
#define mmCRTCV1_CRTCV_GSL_WINDOW_BASE_IDX                                                             2
#define mmCRTCV1_CRTCV_GSL_CONTROL                                                                     0x154e
#define mmCRTCV1_CRTCV_GSL_CONTROL_BASE_IDX                                                            2


// addressBlock: dce_dc_hpd0_dispdec
// base address: 0x0
#define mmHPD0_DC_HPD_INT_STATUS                                                                       0x1600
#define mmHPD0_DC_HPD_INT_STATUS_BASE_IDX                                                              2
#define mmHPD0_DC_HPD_INT_CONTROL                                                                      0x1601
#define mmHPD0_DC_HPD_INT_CONTROL_BASE_IDX                                                             2
#define mmHPD0_DC_HPD_CONTROL                                                                          0x1602
#define mmHPD0_DC_HPD_CONTROL_BASE_IDX                                                                 2
#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1603
#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2
#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1604
#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2


// addressBlock: dce_dc_hpd1_dispdec
// base address: 0x20
#define mmHPD1_DC_HPD_INT_STATUS                                                                       0x1608
#define mmHPD1_DC_HPD_INT_STATUS_BASE_IDX                                                              2
#define mmHPD1_DC_HPD_INT_CONTROL                                                                      0x1609
#define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX                                                             2
#define mmHPD1_DC_HPD_CONTROL                                                                          0x160a
#define mmHPD1_DC_HPD_CONTROL_BASE_IDX                                                                 2
#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL                                                                  0x160b
#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2
#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x160c
#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2


// addressBlock: dce_dc_hpd2_dispdec
// base address: 0x40
#define mmHPD2_DC_HPD_INT_STATUS                                                                       0x1610
#define mmHPD2_DC_HPD_INT_STATUS_BASE_IDX                                                              2
#define mmHPD2_DC_HPD_INT_CONTROL                                                                      0x1611
#define mmHPD2_DC_HPD_INT_CONTROL_BASE_IDX                                                             2
#define mmHPD2_DC_HPD_CONTROL                                                                          0x1612
#define mmHPD2_DC_HPD_CONTROL_BASE_IDX                                                                 2
#define mmHPD2_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1613
#define mmHPD2_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2
#define mmHPD2_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1614
#define mmHPD2_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2


// addressBlock: dce_dc_hpd3_dispdec
// base address: 0x60
#define mmHPD3_DC_HPD_INT_STATUS                                                                       0x1618
#define mmHPD3_DC_HPD_INT_STATUS_BASE_IDX                                                              2
#define mmHPD3_DC_HPD_INT_CONTROL                                                                      0x1619
#define mmHPD3_DC_HPD_INT_CONTROL_BASE_IDX                                                             2
#define mmHPD3_DC_HPD_CONTROL                                                                          0x161a
#define mmHPD3_DC_HPD_CONTROL_BASE_IDX                                                                 2
#define mmHPD3_DC_HPD_FAST_TRAIN_CNTL                                                                  0x161b
#define mmHPD3_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2
#define mmHPD3_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x161c
#define mmHPD3_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2


// addressBlock: dce_dc_hpd4_dispdec
// base address: 0x80
#define mmHPD4_DC_HPD_INT_STATUS                                                                       0x1620
#define mmHPD4_DC_HPD_INT_STATUS_BASE_IDX                                                              2
#define mmHPD4_DC_HPD_INT_CONTROL                                                                      0x1621
#define mmHPD4_DC_HPD_INT_CONTROL_BASE_IDX                                                             2
#define mmHPD4_DC_HPD_CONTROL                                                                          0x1622
#define mmHPD4_DC_HPD_CONTROL_BASE_IDX                                                                 2
#define mmHPD4_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1623
#define mmHPD4_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2
#define mmHPD4_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1624
#define mmHPD4_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2


// addressBlock: dce_dc_hpd5_dispdec
// base address: 0xa0
#define mmHPD5_DC_HPD_INT_STATUS                                                                       0x1628
#define mmHPD5_DC_HPD_INT_STATUS_BASE_IDX                                                              2
#define mmHPD5_DC_HPD_INT_CONTROL                                                                      0x1629
#define mmHPD5_DC_HPD_INT_CONTROL_BASE_IDX                                                             2
#define mmHPD5_DC_HPD_CONTROL                                                                          0x162a
#define mmHPD5_DC_HPD_CONTROL_BASE_IDX                                                                 2
#define mmHPD5_DC_HPD_FAST_TRAIN_CNTL                                                                  0x162b
#define mmHPD5_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2
#define mmHPD5_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x162c
#define mmHPD5_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2


// addressBlock: dce_dc_dc_perfmon2_dispdec
// base address: 0x5840
#define mmDC_PERFMON2_PERFCOUNTER_CNTL                                                                 0x1630
#define mmDC_PERFMON2_PERFCOUNTER_CNTL_BASE_IDX                                                        2
#define mmDC_PERFMON2_PERFCOUNTER_CNTL2                                                                0x1631
#define mmDC_PERFMON2_PERFCOUNTER_CNTL2_BASE_IDX                                                       2
#define mmDC_PERFMON2_PERFCOUNTER_STATE                                                                0x1632
#define mmDC_PERFMON2_PERFCOUNTER_STATE_BASE_IDX                                                       2
#define mmDC_PERFMON2_PERFMON_CNTL                                                                     0x1633
#define mmDC_PERFMON2_PERFMON_CNTL_BASE_IDX                                                            2
#define mmDC_PERFMON2_PERFMON_CNTL2                                                                    0x1634
#define mmDC_PERFMON2_PERFMON_CNTL2_BASE_IDX                                                           2
#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC                                                          0x1635
#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2
#define mmDC_PERFMON2_PERFMON_CVALUE_LOW                                                               0x1636
#define mmDC_PERFMON2_PERFMON_CVALUE_LOW_BASE_IDX                                                      2
#define mmDC_PERFMON2_PERFMON_HI                                                                       0x1637
#define mmDC_PERFMON2_PERFMON_HI_BASE_IDX                                                              2
#define mmDC_PERFMON2_PERFMON_LOW                                                                      0x1638
#define mmDC_PERFMON2_PERFMON_LOW_BASE_IDX                                                             2


// addressBlock: dce_dc_dp_aux0_dispdec
// base address: 0x0
#define mmDP_AUX0_AUX_CONTROL                                                                          0x1766
#define mmDP_AUX0_AUX_CONTROL_BASE_IDX                                                                 2
#define mmDP_AUX0_AUX_SW_CONTROL                                                                       0x1767
#define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX                                                              2
#define mmDP_AUX0_AUX_ARB_CONTROL                                                                      0x1768
#define mmDP_AUX0_AUX_ARB_CONTROL_BASE_IDX                                                             2
#define mmDP_AUX0_AUX_INTERRUPT_CONTROL                                                                0x1769
#define mmDP_AUX0_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2
#define mmDP_AUX0_AUX_SW_STATUS                                                                        0x176a
#define mmDP_AUX0_AUX_SW_STATUS_BASE_IDX                                                               2
#define mmDP_AUX0_AUX_LS_STATUS                                                                        0x176b
#define mmDP_AUX0_AUX_LS_STATUS_BASE_IDX                                                               2
#define mmDP_AUX0_AUX_SW_DATA                                                                          0x176c
#define mmDP_AUX0_AUX_SW_DATA_BASE_IDX                                                                 2
#define mmDP_AUX0_AUX_LS_DATA                                                                          0x176d
#define mmDP_AUX0_AUX_LS_DATA_BASE_IDX                                                                 2
#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL                                                              0x176e
#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2
#define mmDP_AUX0_AUX_DPHY_TX_CONTROL                                                                  0x176f
#define mmDP_AUX0_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2
#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0                                                                 0x1770
#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2
#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1                                                                 0x1771
#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2
#define mmDP_AUX0_AUX_DPHY_TX_STATUS                                                                   0x1772
#define mmDP_AUX0_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX0_AUX_DPHY_RX_STATUS                                                                   0x1773
#define mmDP_AUX0_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1775
#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2
#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1776
#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2
#define mmDP_AUX0_AUX_GTC_SYNC_STATUS                                                                  0x1777
#define mmDP_AUX0_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2


// addressBlock: dce_dc_dp_aux1_dispdec
// base address: 0x70
#define mmDP_AUX1_AUX_CONTROL                                                                          0x1782
#define mmDP_AUX1_AUX_CONTROL_BASE_IDX                                                                 2
#define mmDP_AUX1_AUX_SW_CONTROL                                                                       0x1783
#define mmDP_AUX1_AUX_SW_CONTROL_BASE_IDX                                                              2
#define mmDP_AUX1_AUX_ARB_CONTROL                                                                      0x1784
#define mmDP_AUX1_AUX_ARB_CONTROL_BASE_IDX                                                             2
#define mmDP_AUX1_AUX_INTERRUPT_CONTROL                                                                0x1785
#define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2
#define mmDP_AUX1_AUX_SW_STATUS                                                                        0x1786
#define mmDP_AUX1_AUX_SW_STATUS_BASE_IDX                                                               2
#define mmDP_AUX1_AUX_LS_STATUS                                                                        0x1787
#define mmDP_AUX1_AUX_LS_STATUS_BASE_IDX                                                               2
#define mmDP_AUX1_AUX_SW_DATA                                                                          0x1788
#define mmDP_AUX1_AUX_SW_DATA_BASE_IDX                                                                 2
#define mmDP_AUX1_AUX_LS_DATA                                                                          0x1789
#define mmDP_AUX1_AUX_LS_DATA_BASE_IDX                                                                 2
#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL                                                              0x178a
#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2
#define mmDP_AUX1_AUX_DPHY_TX_CONTROL                                                                  0x178b
#define mmDP_AUX1_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2
#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0                                                                 0x178c
#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2
#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1                                                                 0x178d
#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2
#define mmDP_AUX1_AUX_DPHY_TX_STATUS                                                                   0x178e
#define mmDP_AUX1_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX1_AUX_DPHY_RX_STATUS                                                                   0x178f
#define mmDP_AUX1_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1791
#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2
#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1792
#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2
#define mmDP_AUX1_AUX_GTC_SYNC_STATUS                                                                  0x1793
#define mmDP_AUX1_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2


// addressBlock: dce_dc_dp_aux2_dispdec
// base address: 0xe0
#define mmDP_AUX2_AUX_CONTROL                                                                          0x179e
#define mmDP_AUX2_AUX_CONTROL_BASE_IDX                                                                 2
#define mmDP_AUX2_AUX_SW_CONTROL                                                                       0x179f
#define mmDP_AUX2_AUX_SW_CONTROL_BASE_IDX                                                              2
#define mmDP_AUX2_AUX_ARB_CONTROL                                                                      0x17a0
#define mmDP_AUX2_AUX_ARB_CONTROL_BASE_IDX                                                             2
#define mmDP_AUX2_AUX_INTERRUPT_CONTROL                                                                0x17a1
#define mmDP_AUX2_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2
#define mmDP_AUX2_AUX_SW_STATUS                                                                        0x17a2
#define mmDP_AUX2_AUX_SW_STATUS_BASE_IDX                                                               2
#define mmDP_AUX2_AUX_LS_STATUS                                                                        0x17a3
#define mmDP_AUX2_AUX_LS_STATUS_BASE_IDX                                                               2
#define mmDP_AUX2_AUX_SW_DATA                                                                          0x17a4
#define mmDP_AUX2_AUX_SW_DATA_BASE_IDX                                                                 2
#define mmDP_AUX2_AUX_LS_DATA                                                                          0x17a5
#define mmDP_AUX2_AUX_LS_DATA_BASE_IDX                                                                 2
#define mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL                                                              0x17a6
#define mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2
#define mmDP_AUX2_AUX_DPHY_TX_CONTROL                                                                  0x17a7
#define mmDP_AUX2_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2
#define mmDP_AUX2_AUX_DPHY_RX_CONTROL0                                                                 0x17a8
#define mmDP_AUX2_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2
#define mmDP_AUX2_AUX_DPHY_RX_CONTROL1                                                                 0x17a9
#define mmDP_AUX2_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2
#define mmDP_AUX2_AUX_DPHY_TX_STATUS                                                                   0x17aa
#define mmDP_AUX2_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX2_AUX_DPHY_RX_STATUS                                                                   0x17ab
#define mmDP_AUX2_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x17ad
#define mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2
#define mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x17ae
#define mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2
#define mmDP_AUX2_AUX_GTC_SYNC_STATUS                                                                  0x17af
#define mmDP_AUX2_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2


// addressBlock: dce_dc_dp_aux3_dispdec
// base address: 0x150
#define mmDP_AUX3_AUX_CONTROL                                                                          0x17ba
#define mmDP_AUX3_AUX_CONTROL_BASE_IDX                                                                 2
#define mmDP_AUX3_AUX_SW_CONTROL                                                                       0x17bb
#define mmDP_AUX3_AUX_SW_CONTROL_BASE_IDX                                                              2
#define mmDP_AUX3_AUX_ARB_CONTROL                                                                      0x17bc
#define mmDP_AUX3_AUX_ARB_CONTROL_BASE_IDX                                                             2
#define mmDP_AUX3_AUX_INTERRUPT_CONTROL                                                                0x17bd
#define mmDP_AUX3_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2
#define mmDP_AUX3_AUX_SW_STATUS                                                                        0x17be
#define mmDP_AUX3_AUX_SW_STATUS_BASE_IDX                                                               2
#define mmDP_AUX3_AUX_LS_STATUS                                                                        0x17bf
#define mmDP_AUX3_AUX_LS_STATUS_BASE_IDX                                                               2
#define mmDP_AUX3_AUX_SW_DATA                                                                          0x17c0
#define mmDP_AUX3_AUX_SW_DATA_BASE_IDX                                                                 2
#define mmDP_AUX3_AUX_LS_DATA                                                                          0x17c1
#define mmDP_AUX3_AUX_LS_DATA_BASE_IDX                                                                 2
#define mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL                                                              0x17c2
#define mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2
#define mmDP_AUX3_AUX_DPHY_TX_CONTROL                                                                  0x17c3
#define mmDP_AUX3_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2
#define mmDP_AUX3_AUX_DPHY_RX_CONTROL0                                                                 0x17c4
#define mmDP_AUX3_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2
#define mmDP_AUX3_AUX_DPHY_RX_CONTROL1                                                                 0x17c5
#define mmDP_AUX3_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2
#define mmDP_AUX3_AUX_DPHY_TX_STATUS                                                                   0x17c6
#define mmDP_AUX3_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX3_AUX_DPHY_RX_STATUS                                                                   0x17c7
#define mmDP_AUX3_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x17c9
#define mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2
#define mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x17ca
#define mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2
#define mmDP_AUX3_AUX_GTC_SYNC_STATUS                                                                  0x17cb
#define mmDP_AUX3_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2


// addressBlock: dce_dc_dp_aux4_dispdec
// base address: 0x1c0
#define mmDP_AUX4_AUX_CONTROL                                                                          0x17d6
#define mmDP_AUX4_AUX_CONTROL_BASE_IDX                                                                 2
#define mmDP_AUX4_AUX_SW_CONTROL                                                                       0x17d7
#define mmDP_AUX4_AUX_SW_CONTROL_BASE_IDX                                                              2
#define mmDP_AUX4_AUX_ARB_CONTROL                                                                      0x17d8
#define mmDP_AUX4_AUX_ARB_CONTROL_BASE_IDX                                                             2
#define mmDP_AUX4_AUX_INTERRUPT_CONTROL                                                                0x17d9
#define mmDP_AUX4_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2
#define mmDP_AUX4_AUX_SW_STATUS                                                                        0x17da
#define mmDP_AUX4_AUX_SW_STATUS_BASE_IDX                                                               2
#define mmDP_AUX4_AUX_LS_STATUS                                                                        0x17db
#define mmDP_AUX4_AUX_LS_STATUS_BASE_IDX                                                               2
#define mmDP_AUX4_AUX_SW_DATA                                                                          0x17dc
#define mmDP_AUX4_AUX_SW_DATA_BASE_IDX                                                                 2
#define mmDP_AUX4_AUX_LS_DATA                                                                          0x17dd
#define mmDP_AUX4_AUX_LS_DATA_BASE_IDX                                                                 2
#define mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL                                                              0x17de
#define mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2
#define mmDP_AUX4_AUX_DPHY_TX_CONTROL                                                                  0x17df
#define mmDP_AUX4_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2
#define mmDP_AUX4_AUX_DPHY_RX_CONTROL0                                                                 0x17e0
#define mmDP_AUX4_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2
#define mmDP_AUX4_AUX_DPHY_RX_CONTROL1                                                                 0x17e1
#define mmDP_AUX4_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2
#define mmDP_AUX4_AUX_DPHY_TX_STATUS                                                                   0x17e2
#define mmDP_AUX4_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX4_AUX_DPHY_RX_STATUS                                                                   0x17e3
#define mmDP_AUX4_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x17e5
#define mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2
#define mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x17e6
#define mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2
#define mmDP_AUX4_AUX_GTC_SYNC_STATUS                                                                  0x17e7
#define mmDP_AUX4_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2


// addressBlock: dce_dc_dp_aux5_dispdec
// base address: 0x230
#define mmDP_AUX5_AUX_CONTROL                                                                          0x17f2
#define mmDP_AUX5_AUX_CONTROL_BASE_IDX                                                                 2
#define mmDP_AUX5_AUX_SW_CONTROL                                                                       0x17f3
#define mmDP_AUX5_AUX_SW_CONTROL_BASE_IDX                                                              2
#define mmDP_AUX5_AUX_ARB_CONTROL                                                                      0x17f4
#define mmDP_AUX5_AUX_ARB_CONTROL_BASE_IDX                                                             2
#define mmDP_AUX5_AUX_INTERRUPT_CONTROL                                                                0x17f5
#define mmDP_AUX5_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2
#define mmDP_AUX5_AUX_SW_STATUS                                                                        0x17f6
#define mmDP_AUX5_AUX_SW_STATUS_BASE_IDX                                                               2
#define mmDP_AUX5_AUX_LS_STATUS                                                                        0x17f7
#define mmDP_AUX5_AUX_LS_STATUS_BASE_IDX                                                               2
#define mmDP_AUX5_AUX_SW_DATA                                                                          0x17f8
#define mmDP_AUX5_AUX_SW_DATA_BASE_IDX                                                                 2
#define mmDP_AUX5_AUX_LS_DATA                                                                          0x17f9
#define mmDP_AUX5_AUX_LS_DATA_BASE_IDX                                                                 2
#define mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL                                                              0x17fa
#define mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2
#define mmDP_AUX5_AUX_DPHY_TX_CONTROL                                                                  0x17fb
#define mmDP_AUX5_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2
#define mmDP_AUX5_AUX_DPHY_RX_CONTROL0                                                                 0x17fc
#define mmDP_AUX5_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2
#define mmDP_AUX5_AUX_DPHY_RX_CONTROL1                                                                 0x17fd
#define mmDP_AUX5_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2
#define mmDP_AUX5_AUX_DPHY_TX_STATUS                                                                   0x17fe
#define mmDP_AUX5_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX5_AUX_DPHY_RX_STATUS                                                                   0x17ff
#define mmDP_AUX5_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2
#define mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1801
#define mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2
#define mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1802
#define mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2
#define mmDP_AUX5_AUX_GTC_SYNC_STATUS                                                                  0x1803
#define mmDP_AUX5_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2


// addressBlock: dce_dc_dig0_dispdec
// base address: 0x0
#define mmDIG0_DIG_FE_CNTL                                                                             0x187e
#define mmDIG0_DIG_FE_CNTL_BASE_IDX                                                                    2
#define mmDIG0_DIG_OUTPUT_CRC_CNTL                                                                     0x187f
#define mmDIG0_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2
#define mmDIG0_DIG_OUTPUT_CRC_RESULT                                                                   0x1880
#define mmDIG0_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG0_DIG_CLOCK_PATTERN                                                                       0x1881
#define mmDIG0_DIG_CLOCK_PATTERN_BASE_IDX                                                              2
#define mmDIG0_DIG_TEST_PATTERN                                                                        0x1882
#define mmDIG0_DIG_TEST_PATTERN_BASE_IDX                                                               2
#define mmDIG0_DIG_RANDOM_PATTERN_SEED                                                                 0x1883
#define mmDIG0_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2
#define mmDIG0_DIG_FIFO_STATUS                                                                         0x1884
#define mmDIG0_DIG_FIFO_STATUS_BASE_IDX                                                                2
#define mmDIG0_HDMI_CONTROL                                                                            0x1887
#define mmDIG0_HDMI_CONTROL_BASE_IDX                                                                   2
#define mmDIG0_HDMI_STATUS                                                                             0x1888
#define mmDIG0_HDMI_STATUS_BASE_IDX                                                                    2
#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL                                                               0x1889
#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG0_HDMI_ACR_PACKET_CONTROL                                                                 0x188a
#define mmDIG0_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG0_HDMI_VBI_PACKET_CONTROL                                                                 0x188b
#define mmDIG0_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG0_HDMI_INFOFRAME_CONTROL0                                                                 0x188c
#define mmDIG0_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG0_HDMI_INFOFRAME_CONTROL1                                                                 0x188d
#define mmDIG0_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2
#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0                                                            0x188e
#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2
#define mmDIG0_AFMT_INTERRUPT_STATUS                                                                   0x188f
#define mmDIG0_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDIG0_HDMI_GC                                                                                 0x1891
#define mmDIG0_HDMI_GC_BASE_IDX                                                                        2
#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1892
#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2
#define mmDIG0_AFMT_ISRC1_0                                                                            0x1893
#define mmDIG0_AFMT_ISRC1_0_BASE_IDX                                                                   2
#define mmDIG0_AFMT_ISRC1_1                                                                            0x1894
#define mmDIG0_AFMT_ISRC1_1_BASE_IDX                                                                   2
#define mmDIG0_AFMT_ISRC1_2                                                                            0x1895
#define mmDIG0_AFMT_ISRC1_2_BASE_IDX                                                                   2
#define mmDIG0_AFMT_ISRC1_3                                                                            0x1896
#define mmDIG0_AFMT_ISRC1_3_BASE_IDX                                                                   2
#define mmDIG0_AFMT_ISRC1_4                                                                            0x1897
#define mmDIG0_AFMT_ISRC1_4_BASE_IDX                                                                   2
#define mmDIG0_AFMT_ISRC2_0                                                                            0x1898
#define mmDIG0_AFMT_ISRC2_0_BASE_IDX                                                                   2
#define mmDIG0_AFMT_ISRC2_1                                                                            0x1899
#define mmDIG0_AFMT_ISRC2_1_BASE_IDX                                                                   2
#define mmDIG0_AFMT_ISRC2_2                                                                            0x189a
#define mmDIG0_AFMT_ISRC2_2_BASE_IDX                                                                   2
#define mmDIG0_AFMT_ISRC2_3                                                                            0x189b
#define mmDIG0_AFMT_ISRC2_3_BASE_IDX                                                                   2
#define mmDIG0_AFMT_AVI_INFO0                                                                          0x189c
#define mmDIG0_AFMT_AVI_INFO0_BASE_IDX                                                                 2
#define mmDIG0_AFMT_AVI_INFO1                                                                          0x189d
#define mmDIG0_AFMT_AVI_INFO1_BASE_IDX                                                                 2
#define mmDIG0_AFMT_AVI_INFO2                                                                          0x189e
#define mmDIG0_AFMT_AVI_INFO2_BASE_IDX                                                                 2
#define mmDIG0_AFMT_AVI_INFO3                                                                          0x189f
#define mmDIG0_AFMT_AVI_INFO3_BASE_IDX                                                                 2
#define mmDIG0_AFMT_MPEG_INFO0                                                                         0x18a0
#define mmDIG0_AFMT_MPEG_INFO0_BASE_IDX                                                                2
#define mmDIG0_AFMT_MPEG_INFO1                                                                         0x18a1
#define mmDIG0_AFMT_MPEG_INFO1_BASE_IDX                                                                2
#define mmDIG0_AFMT_GENERIC_HDR                                                                        0x18a2
#define mmDIG0_AFMT_GENERIC_HDR_BASE_IDX                                                               2
#define mmDIG0_AFMT_GENERIC_0                                                                          0x18a3
#define mmDIG0_AFMT_GENERIC_0_BASE_IDX                                                                 2
#define mmDIG0_AFMT_GENERIC_1                                                                          0x18a4
#define mmDIG0_AFMT_GENERIC_1_BASE_IDX                                                                 2
#define mmDIG0_AFMT_GENERIC_2                                                                          0x18a5
#define mmDIG0_AFMT_GENERIC_2_BASE_IDX                                                                 2
#define mmDIG0_AFMT_GENERIC_3                                                                          0x18a6
#define mmDIG0_AFMT_GENERIC_3_BASE_IDX                                                                 2
#define mmDIG0_AFMT_GENERIC_4                                                                          0x18a7
#define mmDIG0_AFMT_GENERIC_4_BASE_IDX                                                                 2
#define mmDIG0_AFMT_GENERIC_5                                                                          0x18a8
#define mmDIG0_AFMT_GENERIC_5_BASE_IDX                                                                 2
#define mmDIG0_AFMT_GENERIC_6                                                                          0x18a9
#define mmDIG0_AFMT_GENERIC_6_BASE_IDX                                                                 2
#define mmDIG0_AFMT_GENERIC_7                                                                          0x18aa
#define mmDIG0_AFMT_GENERIC_7_BASE_IDX                                                                 2
#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1                                                            0x18ab
#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2
#define mmDIG0_HDMI_ACR_32_0                                                                           0x18ac
#define mmDIG0_HDMI_ACR_32_0_BASE_IDX                                                                  2
#define mmDIG0_HDMI_ACR_32_1                                                                           0x18ad
#define mmDIG0_HDMI_ACR_32_1_BASE_IDX                                                                  2
#define mmDIG0_HDMI_ACR_44_0                                                                           0x18ae
#define mmDIG0_HDMI_ACR_44_0_BASE_IDX                                                                  2
#define mmDIG0_HDMI_ACR_44_1                                                                           0x18af
#define mmDIG0_HDMI_ACR_44_1_BASE_IDX                                                                  2
#define mmDIG0_HDMI_ACR_48_0                                                                           0x18b0
#define mmDIG0_HDMI_ACR_48_0_BASE_IDX                                                                  2
#define mmDIG0_HDMI_ACR_48_1                                                                           0x18b1
#define mmDIG0_HDMI_ACR_48_1_BASE_IDX                                                                  2
#define mmDIG0_HDMI_ACR_STATUS_0                                                                       0x18b2
#define mmDIG0_HDMI_ACR_STATUS_0_BASE_IDX                                                              2
#define mmDIG0_HDMI_ACR_STATUS_1                                                                       0x18b3
#define mmDIG0_HDMI_ACR_STATUS_1_BASE_IDX                                                              2
#define mmDIG0_AFMT_AUDIO_INFO0                                                                        0x18b4
#define mmDIG0_AFMT_AUDIO_INFO0_BASE_IDX                                                               2
#define mmDIG0_AFMT_AUDIO_INFO1                                                                        0x18b5
#define mmDIG0_AFMT_AUDIO_INFO1_BASE_IDX                                                               2
#define mmDIG0_AFMT_60958_0                                                                            0x18b6
#define mmDIG0_AFMT_60958_0_BASE_IDX                                                                   2
#define mmDIG0_AFMT_60958_1                                                                            0x18b7
#define mmDIG0_AFMT_60958_1_BASE_IDX                                                                   2
#define mmDIG0_AFMT_AUDIO_CRC_CONTROL                                                                  0x18b8
#define mmDIG0_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2
#define mmDIG0_AFMT_RAMP_CONTROL0                                                                      0x18b9
#define mmDIG0_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2
#define mmDIG0_AFMT_RAMP_CONTROL1                                                                      0x18ba
#define mmDIG0_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2
#define mmDIG0_AFMT_RAMP_CONTROL2                                                                      0x18bb
#define mmDIG0_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2
#define mmDIG0_AFMT_RAMP_CONTROL3                                                                      0x18bc
#define mmDIG0_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2
#define mmDIG0_AFMT_60958_2                                                                            0x18bd
#define mmDIG0_AFMT_60958_2_BASE_IDX                                                                   2
#define mmDIG0_AFMT_AUDIO_CRC_RESULT                                                                   0x18be
#define mmDIG0_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG0_AFMT_STATUS                                                                             0x18bf
#define mmDIG0_AFMT_STATUS_BASE_IDX                                                                    2
#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL                                                               0x18c0
#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG0_AFMT_VBI_PACKET_CONTROL                                                                 0x18c1
#define mmDIG0_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG0_AFMT_INFOFRAME_CONTROL0                                                                 0x18c2
#define mmDIG0_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG0_AFMT_AUDIO_SRC_CONTROL                                                                  0x18c3
#define mmDIG0_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2
#define mmDIG0_DIG_BE_CNTL                                                                             0x18c5
#define mmDIG0_DIG_BE_CNTL_BASE_IDX                                                                    2
#define mmDIG0_DIG_BE_EN_CNTL                                                                          0x18c6
#define mmDIG0_DIG_BE_EN_CNTL_BASE_IDX                                                                 2
#define mmDIG0_TMDS_CNTL                                                                               0x18e9
#define mmDIG0_TMDS_CNTL_BASE_IDX                                                                      2
#define mmDIG0_TMDS_CONTROL_CHAR                                                                       0x18ea
#define mmDIG0_TMDS_CONTROL_CHAR_BASE_IDX                                                              2
#define mmDIG0_TMDS_CONTROL0_FEEDBACK                                                                  0x18eb
#define mmDIG0_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2
#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL                                                                 0x18ec
#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2
#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x18ed
#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2
#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x18ee
#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2
#define mmDIG0_TMDS_CTL_BITS                                                                           0x18f0
#define mmDIG0_TMDS_CTL_BITS_BASE_IDX                                                                  2
#define mmDIG0_TMDS_DCBALANCER_CONTROL                                                                 0x18f1
#define mmDIG0_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2
#define mmDIG0_TMDS_CTL0_1_GEN_CNTL                                                                    0x18f3
#define mmDIG0_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG0_TMDS_CTL2_3_GEN_CNTL                                                                    0x18f4
#define mmDIG0_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG0_DIG_VERSION                                                                             0x18f6
#define mmDIG0_DIG_VERSION_BASE_IDX                                                                    2
#define mmDIG0_DIG_LANE_ENABLE                                                                         0x18f7
#define mmDIG0_DIG_LANE_ENABLE_BASE_IDX                                                                2
#define mmDIG0_AFMT_CNTL                                                                               0x18fc
#define mmDIG0_AFMT_CNTL_BASE_IDX                                                                      2


// addressBlock: dce_dc_dp0_dispdec
// base address: 0x0
#define mmDP0_DP_LINK_CNTL                                                                             0x191e
#define mmDP0_DP_LINK_CNTL_BASE_IDX                                                                    2
#define mmDP0_DP_PIXEL_FORMAT                                                                          0x191f
#define mmDP0_DP_PIXEL_FORMAT_BASE_IDX                                                                 2
#define mmDP0_DP_MSA_COLORIMETRY                                                                       0x1920
#define mmDP0_DP_MSA_COLORIMETRY_BASE_IDX                                                              2
#define mmDP0_DP_CONFIG                                                                                0x1921
#define mmDP0_DP_CONFIG_BASE_IDX                                                                       2
#define mmDP0_DP_VID_STREAM_CNTL                                                                       0x1922
#define mmDP0_DP_VID_STREAM_CNTL_BASE_IDX                                                              2
#define mmDP0_DP_STEER_FIFO                                                                            0x1923
#define mmDP0_DP_STEER_FIFO_BASE_IDX                                                                   2
#define mmDP0_DP_MSA_MISC                                                                              0x1924
#define mmDP0_DP_MSA_MISC_BASE_IDX                                                                     2
#define mmDP0_DP_VID_TIMING                                                                            0x1926
#define mmDP0_DP_VID_TIMING_BASE_IDX                                                                   2
#define mmDP0_DP_VID_N                                                                                 0x1927
#define mmDP0_DP_VID_N_BASE_IDX                                                                        2
#define mmDP0_DP_VID_M                                                                                 0x1928
#define mmDP0_DP_VID_M_BASE_IDX                                                                        2
#define mmDP0_DP_LINK_FRAMING_CNTL                                                                     0x1929
#define mmDP0_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2
#define mmDP0_DP_HBR2_EYE_PATTERN                                                                      0x192a
#define mmDP0_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2
#define mmDP0_DP_VID_MSA_VBID                                                                          0x192b
#define mmDP0_DP_VID_MSA_VBID_BASE_IDX                                                                 2
#define mmDP0_DP_VID_INTERRUPT_CNTL                                                                    0x192c
#define mmDP0_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2
#define mmDP0_DP_DPHY_CNTL                                                                             0x192d
#define mmDP0_DP_DPHY_CNTL_BASE_IDX                                                                    2
#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x192e
#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2
#define mmDP0_DP_DPHY_SYM0                                                                             0x192f
#define mmDP0_DP_DPHY_SYM0_BASE_IDX                                                                    2
#define mmDP0_DP_DPHY_SYM1                                                                             0x1930
#define mmDP0_DP_DPHY_SYM1_BASE_IDX                                                                    2
#define mmDP0_DP_DPHY_SYM2                                                                             0x1931
#define mmDP0_DP_DPHY_SYM2_BASE_IDX                                                                    2
#define mmDP0_DP_DPHY_8B10B_CNTL                                                                       0x1932
#define mmDP0_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2
#define mmDP0_DP_DPHY_PRBS_CNTL                                                                        0x1933
#define mmDP0_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2
#define mmDP0_DP_DPHY_SCRAM_CNTL                                                                       0x1934
#define mmDP0_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2
#define mmDP0_DP_DPHY_CRC_EN                                                                           0x1935
#define mmDP0_DP_DPHY_CRC_EN_BASE_IDX                                                                  2
#define mmDP0_DP_DPHY_CRC_CNTL                                                                         0x1936
#define mmDP0_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2
#define mmDP0_DP_DPHY_CRC_RESULT                                                                       0x1937
#define mmDP0_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2
#define mmDP0_DP_DPHY_CRC_MST_CNTL                                                                     0x1938
#define mmDP0_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2
#define mmDP0_DP_DPHY_CRC_MST_STATUS                                                                   0x1939
#define mmDP0_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2
#define mmDP0_DP_DPHY_FAST_TRAINING                                                                    0x193a
#define mmDP0_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2
#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS                                                             0x193b
#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2
#define mmDP0_DP_MSA_V_TIMING_OVERRIDE1                                                                0x193c
#define mmDP0_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2
#define mmDP0_DP_MSA_V_TIMING_OVERRIDE2                                                                0x193d
#define mmDP0_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2
#define mmDP0_DP_SEC_CNTL                                                                              0x1941
#define mmDP0_DP_SEC_CNTL_BASE_IDX                                                                     2
#define mmDP0_DP_SEC_CNTL1                                                                             0x1942
#define mmDP0_DP_SEC_CNTL1_BASE_IDX                                                                    2
#define mmDP0_DP_SEC_FRAMING1                                                                          0x1943
#define mmDP0_DP_SEC_FRAMING1_BASE_IDX                                                                 2
#define mmDP0_DP_SEC_FRAMING2                                                                          0x1944
#define mmDP0_DP_SEC_FRAMING2_BASE_IDX                                                                 2
#define mmDP0_DP_SEC_FRAMING3                                                                          0x1945
#define mmDP0_DP_SEC_FRAMING3_BASE_IDX                                                                 2
#define mmDP0_DP_SEC_FRAMING4                                                                          0x1946
#define mmDP0_DP_SEC_FRAMING4_BASE_IDX                                                                 2
#define mmDP0_DP_SEC_AUD_N                                                                             0x1947
#define mmDP0_DP_SEC_AUD_N_BASE_IDX                                                                    2
#define mmDP0_DP_SEC_AUD_N_READBACK                                                                    0x1948
#define mmDP0_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2
#define mmDP0_DP_SEC_AUD_M                                                                             0x1949
#define mmDP0_DP_SEC_AUD_M_BASE_IDX                                                                    2
#define mmDP0_DP_SEC_AUD_M_READBACK                                                                    0x194a
#define mmDP0_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2
#define mmDP0_DP_SEC_TIMESTAMP                                                                         0x194b
#define mmDP0_DP_SEC_TIMESTAMP_BASE_IDX                                                                2
#define mmDP0_DP_SEC_PACKET_CNTL                                                                       0x194c
#define mmDP0_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2
#define mmDP0_DP_MSE_RATE_CNTL                                                                         0x194d
#define mmDP0_DP_MSE_RATE_CNTL_BASE_IDX                                                                2
#define mmDP0_DP_MSE_RATE_UPDATE                                                                       0x194f
#define mmDP0_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2
#define mmDP0_DP_MSE_SAT0                                                                              0x1950
#define mmDP0_DP_MSE_SAT0_BASE_IDX                                                                     2
#define mmDP0_DP_MSE_SAT1                                                                              0x1951
#define mmDP0_DP_MSE_SAT1_BASE_IDX                                                                     2
#define mmDP0_DP_MSE_SAT2                                                                              0x1952
#define mmDP0_DP_MSE_SAT2_BASE_IDX                                                                     2
#define mmDP0_DP_MSE_SAT_UPDATE                                                                        0x1953
#define mmDP0_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2
#define mmDP0_DP_MSE_LINK_TIMING                                                                       0x1954
#define mmDP0_DP_MSE_LINK_TIMING_BASE_IDX                                                              2
#define mmDP0_DP_MSE_MISC_CNTL                                                                         0x1955
#define mmDP0_DP_MSE_MISC_CNTL_BASE_IDX                                                                2
#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x195a
#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2
#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x195b
#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2
#define mmDP0_DP_MSE_SAT0_STATUS                                                                       0x195d
#define mmDP0_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2
#define mmDP0_DP_MSE_SAT1_STATUS                                                                       0x195e
#define mmDP0_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2
#define mmDP0_DP_MSE_SAT2_STATUS                                                                       0x195f
#define mmDP0_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2


// addressBlock: dce_dc_dig1_dispdec
// base address: 0x400
#define mmDIG1_DIG_FE_CNTL                                                                             0x197e
#define mmDIG1_DIG_FE_CNTL_BASE_IDX                                                                    2
#define mmDIG1_DIG_OUTPUT_CRC_CNTL                                                                     0x197f
#define mmDIG1_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2
#define mmDIG1_DIG_OUTPUT_CRC_RESULT                                                                   0x1980
#define mmDIG1_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG1_DIG_CLOCK_PATTERN                                                                       0x1981
#define mmDIG1_DIG_CLOCK_PATTERN_BASE_IDX                                                              2
#define mmDIG1_DIG_TEST_PATTERN                                                                        0x1982
#define mmDIG1_DIG_TEST_PATTERN_BASE_IDX                                                               2
#define mmDIG1_DIG_RANDOM_PATTERN_SEED                                                                 0x1983
#define mmDIG1_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2
#define mmDIG1_DIG_FIFO_STATUS                                                                         0x1984
#define mmDIG1_DIG_FIFO_STATUS_BASE_IDX                                                                2
#define mmDIG1_HDMI_CONTROL                                                                            0x1987
#define mmDIG1_HDMI_CONTROL_BASE_IDX                                                                   2
#define mmDIG1_HDMI_STATUS                                                                             0x1988
#define mmDIG1_HDMI_STATUS_BASE_IDX                                                                    2
#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL                                                               0x1989
#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG1_HDMI_ACR_PACKET_CONTROL                                                                 0x198a
#define mmDIG1_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG1_HDMI_VBI_PACKET_CONTROL                                                                 0x198b
#define mmDIG1_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG1_HDMI_INFOFRAME_CONTROL0                                                                 0x198c
#define mmDIG1_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG1_HDMI_INFOFRAME_CONTROL1                                                                 0x198d
#define mmDIG1_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2
#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0                                                            0x198e
#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2
#define mmDIG1_AFMT_INTERRUPT_STATUS                                                                   0x198f
#define mmDIG1_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDIG1_HDMI_GC                                                                                 0x1991
#define mmDIG1_HDMI_GC_BASE_IDX                                                                        2
#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1992
#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2
#define mmDIG1_AFMT_ISRC1_0                                                                            0x1993
#define mmDIG1_AFMT_ISRC1_0_BASE_IDX                                                                   2
#define mmDIG1_AFMT_ISRC1_1                                                                            0x1994
#define mmDIG1_AFMT_ISRC1_1_BASE_IDX                                                                   2
#define mmDIG1_AFMT_ISRC1_2                                                                            0x1995
#define mmDIG1_AFMT_ISRC1_2_BASE_IDX                                                                   2
#define mmDIG1_AFMT_ISRC1_3                                                                            0x1996
#define mmDIG1_AFMT_ISRC1_3_BASE_IDX                                                                   2
#define mmDIG1_AFMT_ISRC1_4                                                                            0x1997
#define mmDIG1_AFMT_ISRC1_4_BASE_IDX                                                                   2
#define mmDIG1_AFMT_ISRC2_0                                                                            0x1998
#define mmDIG1_AFMT_ISRC2_0_BASE_IDX                                                                   2
#define mmDIG1_AFMT_ISRC2_1                                                                            0x1999
#define mmDIG1_AFMT_ISRC2_1_BASE_IDX                                                                   2
#define mmDIG1_AFMT_ISRC2_2                                                                            0x199a
#define mmDIG1_AFMT_ISRC2_2_BASE_IDX                                                                   2
#define mmDIG1_AFMT_ISRC2_3                                                                            0x199b
#define mmDIG1_AFMT_ISRC2_3_BASE_IDX                                                                   2
#define mmDIG1_AFMT_AVI_INFO0                                                                          0x199c
#define mmDIG1_AFMT_AVI_INFO0_BASE_IDX                                                                 2
#define mmDIG1_AFMT_AVI_INFO1                                                                          0x199d
#define mmDIG1_AFMT_AVI_INFO1_BASE_IDX                                                                 2
#define mmDIG1_AFMT_AVI_INFO2                                                                          0x199e
#define mmDIG1_AFMT_AVI_INFO2_BASE_IDX                                                                 2
#define mmDIG1_AFMT_AVI_INFO3                                                                          0x199f
#define mmDIG1_AFMT_AVI_INFO3_BASE_IDX                                                                 2
#define mmDIG1_AFMT_MPEG_INFO0                                                                         0x19a0
#define mmDIG1_AFMT_MPEG_INFO0_BASE_IDX                                                                2
#define mmDIG1_AFMT_MPEG_INFO1                                                                         0x19a1
#define mmDIG1_AFMT_MPEG_INFO1_BASE_IDX                                                                2
#define mmDIG1_AFMT_GENERIC_HDR                                                                        0x19a2
#define mmDIG1_AFMT_GENERIC_HDR_BASE_IDX                                                               2
#define mmDIG1_AFMT_GENERIC_0                                                                          0x19a3
#define mmDIG1_AFMT_GENERIC_0_BASE_IDX                                                                 2
#define mmDIG1_AFMT_GENERIC_1                                                                          0x19a4
#define mmDIG1_AFMT_GENERIC_1_BASE_IDX                                                                 2
#define mmDIG1_AFMT_GENERIC_2                                                                          0x19a5
#define mmDIG1_AFMT_GENERIC_2_BASE_IDX                                                                 2
#define mmDIG1_AFMT_GENERIC_3                                                                          0x19a6
#define mmDIG1_AFMT_GENERIC_3_BASE_IDX                                                                 2
#define mmDIG1_AFMT_GENERIC_4                                                                          0x19a7
#define mmDIG1_AFMT_GENERIC_4_BASE_IDX                                                                 2
#define mmDIG1_AFMT_GENERIC_5                                                                          0x19a8
#define mmDIG1_AFMT_GENERIC_5_BASE_IDX                                                                 2
#define mmDIG1_AFMT_GENERIC_6                                                                          0x19a9
#define mmDIG1_AFMT_GENERIC_6_BASE_IDX                                                                 2
#define mmDIG1_AFMT_GENERIC_7                                                                          0x19aa
#define mmDIG1_AFMT_GENERIC_7_BASE_IDX                                                                 2
#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1                                                            0x19ab
#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2
#define mmDIG1_HDMI_ACR_32_0                                                                           0x19ac
#define mmDIG1_HDMI_ACR_32_0_BASE_IDX                                                                  2
#define mmDIG1_HDMI_ACR_32_1                                                                           0x19ad
#define mmDIG1_HDMI_ACR_32_1_BASE_IDX                                                                  2
#define mmDIG1_HDMI_ACR_44_0                                                                           0x19ae
#define mmDIG1_HDMI_ACR_44_0_BASE_IDX                                                                  2
#define mmDIG1_HDMI_ACR_44_1                                                                           0x19af
#define mmDIG1_HDMI_ACR_44_1_BASE_IDX                                                                  2
#define mmDIG1_HDMI_ACR_48_0                                                                           0x19b0
#define mmDIG1_HDMI_ACR_48_0_BASE_IDX                                                                  2
#define mmDIG1_HDMI_ACR_48_1                                                                           0x19b1
#define mmDIG1_HDMI_ACR_48_1_BASE_IDX                                                                  2
#define mmDIG1_HDMI_ACR_STATUS_0                                                                       0x19b2
#define mmDIG1_HDMI_ACR_STATUS_0_BASE_IDX                                                              2
#define mmDIG1_HDMI_ACR_STATUS_1                                                                       0x19b3
#define mmDIG1_HDMI_ACR_STATUS_1_BASE_IDX                                                              2
#define mmDIG1_AFMT_AUDIO_INFO0                                                                        0x19b4
#define mmDIG1_AFMT_AUDIO_INFO0_BASE_IDX                                                               2
#define mmDIG1_AFMT_AUDIO_INFO1                                                                        0x19b5
#define mmDIG1_AFMT_AUDIO_INFO1_BASE_IDX                                                               2
#define mmDIG1_AFMT_60958_0                                                                            0x19b6
#define mmDIG1_AFMT_60958_0_BASE_IDX                                                                   2
#define mmDIG1_AFMT_60958_1                                                                            0x19b7
#define mmDIG1_AFMT_60958_1_BASE_IDX                                                                   2
#define mmDIG1_AFMT_AUDIO_CRC_CONTROL                                                                  0x19b8
#define mmDIG1_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2
#define mmDIG1_AFMT_RAMP_CONTROL0                                                                      0x19b9
#define mmDIG1_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2
#define mmDIG1_AFMT_RAMP_CONTROL1                                                                      0x19ba
#define mmDIG1_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2
#define mmDIG1_AFMT_RAMP_CONTROL2                                                                      0x19bb
#define mmDIG1_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2
#define mmDIG1_AFMT_RAMP_CONTROL3                                                                      0x19bc
#define mmDIG1_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2
#define mmDIG1_AFMT_60958_2                                                                            0x19bd
#define mmDIG1_AFMT_60958_2_BASE_IDX                                                                   2
#define mmDIG1_AFMT_AUDIO_CRC_RESULT                                                                   0x19be
#define mmDIG1_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG1_AFMT_STATUS                                                                             0x19bf
#define mmDIG1_AFMT_STATUS_BASE_IDX                                                                    2
#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL                                                               0x19c0
#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG1_AFMT_VBI_PACKET_CONTROL                                                                 0x19c1
#define mmDIG1_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG1_AFMT_INFOFRAME_CONTROL0                                                                 0x19c2
#define mmDIG1_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG1_AFMT_AUDIO_SRC_CONTROL                                                                  0x19c3
#define mmDIG1_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2
#define mmDIG1_DIG_BE_CNTL                                                                             0x19c5
#define mmDIG1_DIG_BE_CNTL_BASE_IDX                                                                    2
#define mmDIG1_DIG_BE_EN_CNTL                                                                          0x19c6
#define mmDIG1_DIG_BE_EN_CNTL_BASE_IDX                                                                 2
#define mmDIG1_TMDS_CNTL                                                                               0x19e9
#define mmDIG1_TMDS_CNTL_BASE_IDX                                                                      2
#define mmDIG1_TMDS_CONTROL_CHAR                                                                       0x19ea
#define mmDIG1_TMDS_CONTROL_CHAR_BASE_IDX                                                              2
#define mmDIG1_TMDS_CONTROL0_FEEDBACK                                                                  0x19eb
#define mmDIG1_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2
#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL                                                                 0x19ec
#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2
#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x19ed
#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2
#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x19ee
#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2
#define mmDIG1_TMDS_CTL_BITS                                                                           0x19f0
#define mmDIG1_TMDS_CTL_BITS_BASE_IDX                                                                  2
#define mmDIG1_TMDS_DCBALANCER_CONTROL                                                                 0x19f1
#define mmDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2
#define mmDIG1_TMDS_CTL0_1_GEN_CNTL                                                                    0x19f3
#define mmDIG1_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG1_TMDS_CTL2_3_GEN_CNTL                                                                    0x19f4
#define mmDIG1_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG1_DIG_VERSION                                                                             0x19f6
#define mmDIG1_DIG_VERSION_BASE_IDX                                                                    2
#define mmDIG1_DIG_LANE_ENABLE                                                                         0x19f7
#define mmDIG1_DIG_LANE_ENABLE_BASE_IDX                                                                2
#define mmDIG1_AFMT_CNTL                                                                               0x19fc
#define mmDIG1_AFMT_CNTL_BASE_IDX                                                                      2


// addressBlock: dce_dc_dp1_dispdec
// base address: 0x400
#define mmDP1_DP_LINK_CNTL                                                                             0x1a1e
#define mmDP1_DP_LINK_CNTL_BASE_IDX                                                                    2
#define mmDP1_DP_PIXEL_FORMAT                                                                          0x1a1f
#define mmDP1_DP_PIXEL_FORMAT_BASE_IDX                                                                 2
#define mmDP1_DP_MSA_COLORIMETRY                                                                       0x1a20
#define mmDP1_DP_MSA_COLORIMETRY_BASE_IDX                                                              2
#define mmDP1_DP_CONFIG                                                                                0x1a21
#define mmDP1_DP_CONFIG_BASE_IDX                                                                       2
#define mmDP1_DP_VID_STREAM_CNTL                                                                       0x1a22
#define mmDP1_DP_VID_STREAM_CNTL_BASE_IDX                                                              2
#define mmDP1_DP_STEER_FIFO                                                                            0x1a23
#define mmDP1_DP_STEER_FIFO_BASE_IDX                                                                   2
#define mmDP1_DP_MSA_MISC                                                                              0x1a24
#define mmDP1_DP_MSA_MISC_BASE_IDX                                                                     2
#define mmDP1_DP_VID_TIMING                                                                            0x1a26
#define mmDP1_DP_VID_TIMING_BASE_IDX                                                                   2
#define mmDP1_DP_VID_N                                                                                 0x1a27
#define mmDP1_DP_VID_N_BASE_IDX                                                                        2
#define mmDP1_DP_VID_M                                                                                 0x1a28
#define mmDP1_DP_VID_M_BASE_IDX                                                                        2
#define mmDP1_DP_LINK_FRAMING_CNTL                                                                     0x1a29
#define mmDP1_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2
#define mmDP1_DP_HBR2_EYE_PATTERN                                                                      0x1a2a
#define mmDP1_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2
#define mmDP1_DP_VID_MSA_VBID                                                                          0x1a2b
#define mmDP1_DP_VID_MSA_VBID_BASE_IDX                                                                 2
#define mmDP1_DP_VID_INTERRUPT_CNTL                                                                    0x1a2c
#define mmDP1_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2
#define mmDP1_DP_DPHY_CNTL                                                                             0x1a2d
#define mmDP1_DP_DPHY_CNTL_BASE_IDX                                                                    2
#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1a2e
#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2
#define mmDP1_DP_DPHY_SYM0                                                                             0x1a2f
#define mmDP1_DP_DPHY_SYM0_BASE_IDX                                                                    2
#define mmDP1_DP_DPHY_SYM1                                                                             0x1a30
#define mmDP1_DP_DPHY_SYM1_BASE_IDX                                                                    2
#define mmDP1_DP_DPHY_SYM2                                                                             0x1a31
#define mmDP1_DP_DPHY_SYM2_BASE_IDX                                                                    2
#define mmDP1_DP_DPHY_8B10B_CNTL                                                                       0x1a32
#define mmDP1_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2
#define mmDP1_DP_DPHY_PRBS_CNTL                                                                        0x1a33
#define mmDP1_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2
#define mmDP1_DP_DPHY_SCRAM_CNTL                                                                       0x1a34
#define mmDP1_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2
#define mmDP1_DP_DPHY_CRC_EN                                                                           0x1a35
#define mmDP1_DP_DPHY_CRC_EN_BASE_IDX                                                                  2
#define mmDP1_DP_DPHY_CRC_CNTL                                                                         0x1a36
#define mmDP1_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2
#define mmDP1_DP_DPHY_CRC_RESULT                                                                       0x1a37
#define mmDP1_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2
#define mmDP1_DP_DPHY_CRC_MST_CNTL                                                                     0x1a38
#define mmDP1_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2
#define mmDP1_DP_DPHY_CRC_MST_STATUS                                                                   0x1a39
#define mmDP1_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2
#define mmDP1_DP_DPHY_FAST_TRAINING                                                                    0x1a3a
#define mmDP1_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2
#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1a3b
#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2
#define mmDP1_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1a3c
#define mmDP1_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2
#define mmDP1_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1a3d
#define mmDP1_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2
#define mmDP1_DP_SEC_CNTL                                                                              0x1a41
#define mmDP1_DP_SEC_CNTL_BASE_IDX                                                                     2
#define mmDP1_DP_SEC_CNTL1                                                                             0x1a42
#define mmDP1_DP_SEC_CNTL1_BASE_IDX                                                                    2
#define mmDP1_DP_SEC_FRAMING1                                                                          0x1a43
#define mmDP1_DP_SEC_FRAMING1_BASE_IDX                                                                 2
#define mmDP1_DP_SEC_FRAMING2                                                                          0x1a44
#define mmDP1_DP_SEC_FRAMING2_BASE_IDX                                                                 2
#define mmDP1_DP_SEC_FRAMING3                                                                          0x1a45
#define mmDP1_DP_SEC_FRAMING3_BASE_IDX                                                                 2
#define mmDP1_DP_SEC_FRAMING4                                                                          0x1a46
#define mmDP1_DP_SEC_FRAMING4_BASE_IDX                                                                 2
#define mmDP1_DP_SEC_AUD_N                                                                             0x1a47
#define mmDP1_DP_SEC_AUD_N_BASE_IDX                                                                    2
#define mmDP1_DP_SEC_AUD_N_READBACK                                                                    0x1a48
#define mmDP1_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2
#define mmDP1_DP_SEC_AUD_M                                                                             0x1a49
#define mmDP1_DP_SEC_AUD_M_BASE_IDX                                                                    2
#define mmDP1_DP_SEC_AUD_M_READBACK                                                                    0x1a4a
#define mmDP1_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2
#define mmDP1_DP_SEC_TIMESTAMP                                                                         0x1a4b
#define mmDP1_DP_SEC_TIMESTAMP_BASE_IDX                                                                2
#define mmDP1_DP_SEC_PACKET_CNTL                                                                       0x1a4c
#define mmDP1_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2
#define mmDP1_DP_MSE_RATE_CNTL                                                                         0x1a4d
#define mmDP1_DP_MSE_RATE_CNTL_BASE_IDX                                                                2
#define mmDP1_DP_MSE_RATE_UPDATE                                                                       0x1a4f
#define mmDP1_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2
#define mmDP1_DP_MSE_SAT0                                                                              0x1a50
#define mmDP1_DP_MSE_SAT0_BASE_IDX                                                                     2
#define mmDP1_DP_MSE_SAT1                                                                              0x1a51
#define mmDP1_DP_MSE_SAT1_BASE_IDX                                                                     2
#define mmDP1_DP_MSE_SAT2                                                                              0x1a52
#define mmDP1_DP_MSE_SAT2_BASE_IDX                                                                     2
#define mmDP1_DP_MSE_SAT_UPDATE                                                                        0x1a53
#define mmDP1_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2
#define mmDP1_DP_MSE_LINK_TIMING                                                                       0x1a54
#define mmDP1_DP_MSE_LINK_TIMING_BASE_IDX                                                              2
#define mmDP1_DP_MSE_MISC_CNTL                                                                         0x1a55
#define mmDP1_DP_MSE_MISC_CNTL_BASE_IDX                                                                2
#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1a5a
#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2
#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1a5b
#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2
#define mmDP1_DP_MSE_SAT0_STATUS                                                                       0x1a5d
#define mmDP1_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2
#define mmDP1_DP_MSE_SAT1_STATUS                                                                       0x1a5e
#define mmDP1_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2
#define mmDP1_DP_MSE_SAT2_STATUS                                                                       0x1a5f
#define mmDP1_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2


// addressBlock: dce_dc_dig2_dispdec
// base address: 0x800
#define mmDIG2_DIG_FE_CNTL                                                                             0x1a7e
#define mmDIG2_DIG_FE_CNTL_BASE_IDX                                                                    2
#define mmDIG2_DIG_OUTPUT_CRC_CNTL                                                                     0x1a7f
#define mmDIG2_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2
#define mmDIG2_DIG_OUTPUT_CRC_RESULT                                                                   0x1a80
#define mmDIG2_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG2_DIG_CLOCK_PATTERN                                                                       0x1a81
#define mmDIG2_DIG_CLOCK_PATTERN_BASE_IDX                                                              2
#define mmDIG2_DIG_TEST_PATTERN                                                                        0x1a82
#define mmDIG2_DIG_TEST_PATTERN_BASE_IDX                                                               2
#define mmDIG2_DIG_RANDOM_PATTERN_SEED                                                                 0x1a83
#define mmDIG2_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2
#define mmDIG2_DIG_FIFO_STATUS                                                                         0x1a84
#define mmDIG2_DIG_FIFO_STATUS_BASE_IDX                                                                2
#define mmDIG2_HDMI_CONTROL                                                                            0x1a87
#define mmDIG2_HDMI_CONTROL_BASE_IDX                                                                   2
#define mmDIG2_HDMI_STATUS                                                                             0x1a88
#define mmDIG2_HDMI_STATUS_BASE_IDX                                                                    2
#define mmDIG2_HDMI_AUDIO_PACKET_CONTROL                                                               0x1a89
#define mmDIG2_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG2_HDMI_ACR_PACKET_CONTROL                                                                 0x1a8a
#define mmDIG2_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG2_HDMI_VBI_PACKET_CONTROL                                                                 0x1a8b
#define mmDIG2_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG2_HDMI_INFOFRAME_CONTROL0                                                                 0x1a8c
#define mmDIG2_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG2_HDMI_INFOFRAME_CONTROL1                                                                 0x1a8d
#define mmDIG2_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2
#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1a8e
#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2
#define mmDIG2_AFMT_INTERRUPT_STATUS                                                                   0x1a8f
#define mmDIG2_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDIG2_HDMI_GC                                                                                 0x1a91
#define mmDIG2_HDMI_GC_BASE_IDX                                                                        2
#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1a92
#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2
#define mmDIG2_AFMT_ISRC1_0                                                                            0x1a93
#define mmDIG2_AFMT_ISRC1_0_BASE_IDX                                                                   2
#define mmDIG2_AFMT_ISRC1_1                                                                            0x1a94
#define mmDIG2_AFMT_ISRC1_1_BASE_IDX                                                                   2
#define mmDIG2_AFMT_ISRC1_2                                                                            0x1a95
#define mmDIG2_AFMT_ISRC1_2_BASE_IDX                                                                   2
#define mmDIG2_AFMT_ISRC1_3                                                                            0x1a96
#define mmDIG2_AFMT_ISRC1_3_BASE_IDX                                                                   2
#define mmDIG2_AFMT_ISRC1_4                                                                            0x1a97
#define mmDIG2_AFMT_ISRC1_4_BASE_IDX                                                                   2
#define mmDIG2_AFMT_ISRC2_0                                                                            0x1a98
#define mmDIG2_AFMT_ISRC2_0_BASE_IDX                                                                   2
#define mmDIG2_AFMT_ISRC2_1                                                                            0x1a99
#define mmDIG2_AFMT_ISRC2_1_BASE_IDX                                                                   2
#define mmDIG2_AFMT_ISRC2_2                                                                            0x1a9a
#define mmDIG2_AFMT_ISRC2_2_BASE_IDX                                                                   2
#define mmDIG2_AFMT_ISRC2_3                                                                            0x1a9b
#define mmDIG2_AFMT_ISRC2_3_BASE_IDX                                                                   2
#define mmDIG2_AFMT_AVI_INFO0                                                                          0x1a9c
#define mmDIG2_AFMT_AVI_INFO0_BASE_IDX                                                                 2
#define mmDIG2_AFMT_AVI_INFO1                                                                          0x1a9d
#define mmDIG2_AFMT_AVI_INFO1_BASE_IDX                                                                 2
#define mmDIG2_AFMT_AVI_INFO2                                                                          0x1a9e
#define mmDIG2_AFMT_AVI_INFO2_BASE_IDX                                                                 2
#define mmDIG2_AFMT_AVI_INFO3                                                                          0x1a9f
#define mmDIG2_AFMT_AVI_INFO3_BASE_IDX                                                                 2
#define mmDIG2_AFMT_MPEG_INFO0                                                                         0x1aa0
#define mmDIG2_AFMT_MPEG_INFO0_BASE_IDX                                                                2
#define mmDIG2_AFMT_MPEG_INFO1                                                                         0x1aa1
#define mmDIG2_AFMT_MPEG_INFO1_BASE_IDX                                                                2
#define mmDIG2_AFMT_GENERIC_HDR                                                                        0x1aa2
#define mmDIG2_AFMT_GENERIC_HDR_BASE_IDX                                                               2
#define mmDIG2_AFMT_GENERIC_0                                                                          0x1aa3
#define mmDIG2_AFMT_GENERIC_0_BASE_IDX                                                                 2
#define mmDIG2_AFMT_GENERIC_1                                                                          0x1aa4
#define mmDIG2_AFMT_GENERIC_1_BASE_IDX                                                                 2
#define mmDIG2_AFMT_GENERIC_2                                                                          0x1aa5
#define mmDIG2_AFMT_GENERIC_2_BASE_IDX                                                                 2
#define mmDIG2_AFMT_GENERIC_3                                                                          0x1aa6
#define mmDIG2_AFMT_GENERIC_3_BASE_IDX                                                                 2
#define mmDIG2_AFMT_GENERIC_4                                                                          0x1aa7
#define mmDIG2_AFMT_GENERIC_4_BASE_IDX                                                                 2
#define mmDIG2_AFMT_GENERIC_5                                                                          0x1aa8
#define mmDIG2_AFMT_GENERIC_5_BASE_IDX                                                                 2
#define mmDIG2_AFMT_GENERIC_6                                                                          0x1aa9
#define mmDIG2_AFMT_GENERIC_6_BASE_IDX                                                                 2
#define mmDIG2_AFMT_GENERIC_7                                                                          0x1aaa
#define mmDIG2_AFMT_GENERIC_7_BASE_IDX                                                                 2
#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1aab
#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2
#define mmDIG2_HDMI_ACR_32_0                                                                           0x1aac
#define mmDIG2_HDMI_ACR_32_0_BASE_IDX                                                                  2
#define mmDIG2_HDMI_ACR_32_1                                                                           0x1aad
#define mmDIG2_HDMI_ACR_32_1_BASE_IDX                                                                  2
#define mmDIG2_HDMI_ACR_44_0                                                                           0x1aae
#define mmDIG2_HDMI_ACR_44_0_BASE_IDX                                                                  2
#define mmDIG2_HDMI_ACR_44_1                                                                           0x1aaf
#define mmDIG2_HDMI_ACR_44_1_BASE_IDX                                                                  2
#define mmDIG2_HDMI_ACR_48_0                                                                           0x1ab0
#define mmDIG2_HDMI_ACR_48_0_BASE_IDX                                                                  2
#define mmDIG2_HDMI_ACR_48_1                                                                           0x1ab1
#define mmDIG2_HDMI_ACR_48_1_BASE_IDX                                                                  2
#define mmDIG2_HDMI_ACR_STATUS_0                                                                       0x1ab2
#define mmDIG2_HDMI_ACR_STATUS_0_BASE_IDX                                                              2
#define mmDIG2_HDMI_ACR_STATUS_1                                                                       0x1ab3
#define mmDIG2_HDMI_ACR_STATUS_1_BASE_IDX                                                              2
#define mmDIG2_AFMT_AUDIO_INFO0                                                                        0x1ab4
#define mmDIG2_AFMT_AUDIO_INFO0_BASE_IDX                                                               2
#define mmDIG2_AFMT_AUDIO_INFO1                                                                        0x1ab5
#define mmDIG2_AFMT_AUDIO_INFO1_BASE_IDX                                                               2
#define mmDIG2_AFMT_60958_0                                                                            0x1ab6
#define mmDIG2_AFMT_60958_0_BASE_IDX                                                                   2
#define mmDIG2_AFMT_60958_1                                                                            0x1ab7
#define mmDIG2_AFMT_60958_1_BASE_IDX                                                                   2
#define mmDIG2_AFMT_AUDIO_CRC_CONTROL                                                                  0x1ab8
#define mmDIG2_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2
#define mmDIG2_AFMT_RAMP_CONTROL0                                                                      0x1ab9
#define mmDIG2_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2
#define mmDIG2_AFMT_RAMP_CONTROL1                                                                      0x1aba
#define mmDIG2_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2
#define mmDIG2_AFMT_RAMP_CONTROL2                                                                      0x1abb
#define mmDIG2_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2
#define mmDIG2_AFMT_RAMP_CONTROL3                                                                      0x1abc
#define mmDIG2_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2
#define mmDIG2_AFMT_60958_2                                                                            0x1abd
#define mmDIG2_AFMT_60958_2_BASE_IDX                                                                   2
#define mmDIG2_AFMT_AUDIO_CRC_RESULT                                                                   0x1abe
#define mmDIG2_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG2_AFMT_STATUS                                                                             0x1abf
#define mmDIG2_AFMT_STATUS_BASE_IDX                                                                    2
#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL                                                               0x1ac0
#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG2_AFMT_VBI_PACKET_CONTROL                                                                 0x1ac1
#define mmDIG2_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG2_AFMT_INFOFRAME_CONTROL0                                                                 0x1ac2
#define mmDIG2_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG2_AFMT_AUDIO_SRC_CONTROL                                                                  0x1ac3
#define mmDIG2_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2
#define mmDIG2_DIG_BE_CNTL                                                                             0x1ac5
#define mmDIG2_DIG_BE_CNTL_BASE_IDX                                                                    2
#define mmDIG2_DIG_BE_EN_CNTL                                                                          0x1ac6
#define mmDIG2_DIG_BE_EN_CNTL_BASE_IDX                                                                 2
#define mmDIG2_TMDS_CNTL                                                                               0x1ae9
#define mmDIG2_TMDS_CNTL_BASE_IDX                                                                      2
#define mmDIG2_TMDS_CONTROL_CHAR                                                                       0x1aea
#define mmDIG2_TMDS_CONTROL_CHAR_BASE_IDX                                                              2
#define mmDIG2_TMDS_CONTROL0_FEEDBACK                                                                  0x1aeb
#define mmDIG2_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2
#define mmDIG2_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1aec
#define mmDIG2_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2
#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1aed
#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2
#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1aee
#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2
#define mmDIG2_TMDS_CTL_BITS                                                                           0x1af0
#define mmDIG2_TMDS_CTL_BITS_BASE_IDX                                                                  2
#define mmDIG2_TMDS_DCBALANCER_CONTROL                                                                 0x1af1
#define mmDIG2_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2
#define mmDIG2_TMDS_CTL0_1_GEN_CNTL                                                                    0x1af3
#define mmDIG2_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG2_TMDS_CTL2_3_GEN_CNTL                                                                    0x1af4
#define mmDIG2_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG2_DIG_VERSION                                                                             0x1af6
#define mmDIG2_DIG_VERSION_BASE_IDX                                                                    2
#define mmDIG2_DIG_LANE_ENABLE                                                                         0x1af7
#define mmDIG2_DIG_LANE_ENABLE_BASE_IDX                                                                2
#define mmDIG2_AFMT_CNTL                                                                               0x1afc
#define mmDIG2_AFMT_CNTL_BASE_IDX                                                                      2


// addressBlock: dce_dc_dp2_dispdec
// base address: 0x800
#define mmDP2_DP_LINK_CNTL                                                                             0x1b1e
#define mmDP2_DP_LINK_CNTL_BASE_IDX                                                                    2
#define mmDP2_DP_PIXEL_FORMAT                                                                          0x1b1f
#define mmDP2_DP_PIXEL_FORMAT_BASE_IDX                                                                 2
#define mmDP2_DP_MSA_COLORIMETRY                                                                       0x1b20
#define mmDP2_DP_MSA_COLORIMETRY_BASE_IDX                                                              2
#define mmDP2_DP_CONFIG                                                                                0x1b21
#define mmDP2_DP_CONFIG_BASE_IDX                                                                       2
#define mmDP2_DP_VID_STREAM_CNTL                                                                       0x1b22
#define mmDP2_DP_VID_STREAM_CNTL_BASE_IDX                                                              2
#define mmDP2_DP_STEER_FIFO                                                                            0x1b23
#define mmDP2_DP_STEER_FIFO_BASE_IDX                                                                   2
#define mmDP2_DP_MSA_MISC                                                                              0x1b24
#define mmDP2_DP_MSA_MISC_BASE_IDX                                                                     2
#define mmDP2_DP_VID_TIMING                                                                            0x1b26
#define mmDP2_DP_VID_TIMING_BASE_IDX                                                                   2
#define mmDP2_DP_VID_N                                                                                 0x1b27
#define mmDP2_DP_VID_N_BASE_IDX                                                                        2
#define mmDP2_DP_VID_M                                                                                 0x1b28
#define mmDP2_DP_VID_M_BASE_IDX                                                                        2
#define mmDP2_DP_LINK_FRAMING_CNTL                                                                     0x1b29
#define mmDP2_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2
#define mmDP2_DP_HBR2_EYE_PATTERN                                                                      0x1b2a
#define mmDP2_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2
#define mmDP2_DP_VID_MSA_VBID                                                                          0x1b2b
#define mmDP2_DP_VID_MSA_VBID_BASE_IDX                                                                 2
#define mmDP2_DP_VID_INTERRUPT_CNTL                                                                    0x1b2c
#define mmDP2_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2
#define mmDP2_DP_DPHY_CNTL                                                                             0x1b2d
#define mmDP2_DP_DPHY_CNTL_BASE_IDX                                                                    2
#define mmDP2_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1b2e
#define mmDP2_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2
#define mmDP2_DP_DPHY_SYM0                                                                             0x1b2f
#define mmDP2_DP_DPHY_SYM0_BASE_IDX                                                                    2
#define mmDP2_DP_DPHY_SYM1                                                                             0x1b30
#define mmDP2_DP_DPHY_SYM1_BASE_IDX                                                                    2
#define mmDP2_DP_DPHY_SYM2                                                                             0x1b31
#define mmDP2_DP_DPHY_SYM2_BASE_IDX                                                                    2
#define mmDP2_DP_DPHY_8B10B_CNTL                                                                       0x1b32
#define mmDP2_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2
#define mmDP2_DP_DPHY_PRBS_CNTL                                                                        0x1b33
#define mmDP2_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2
#define mmDP2_DP_DPHY_SCRAM_CNTL                                                                       0x1b34
#define mmDP2_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2
#define mmDP2_DP_DPHY_CRC_EN                                                                           0x1b35
#define mmDP2_DP_DPHY_CRC_EN_BASE_IDX                                                                  2
#define mmDP2_DP_DPHY_CRC_CNTL                                                                         0x1b36
#define mmDP2_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2
#define mmDP2_DP_DPHY_CRC_RESULT                                                                       0x1b37
#define mmDP2_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2
#define mmDP2_DP_DPHY_CRC_MST_CNTL                                                                     0x1b38
#define mmDP2_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2
#define mmDP2_DP_DPHY_CRC_MST_STATUS                                                                   0x1b39
#define mmDP2_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2
#define mmDP2_DP_DPHY_FAST_TRAINING                                                                    0x1b3a
#define mmDP2_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2
#define mmDP2_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1b3b
#define mmDP2_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2
#define mmDP2_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1b3c
#define mmDP2_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2
#define mmDP2_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1b3d
#define mmDP2_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2
#define mmDP2_DP_SEC_CNTL                                                                              0x1b41
#define mmDP2_DP_SEC_CNTL_BASE_IDX                                                                     2
#define mmDP2_DP_SEC_CNTL1                                                                             0x1b42
#define mmDP2_DP_SEC_CNTL1_BASE_IDX                                                                    2
#define mmDP2_DP_SEC_FRAMING1                                                                          0x1b43
#define mmDP2_DP_SEC_FRAMING1_BASE_IDX                                                                 2
#define mmDP2_DP_SEC_FRAMING2                                                                          0x1b44
#define mmDP2_DP_SEC_FRAMING2_BASE_IDX                                                                 2
#define mmDP2_DP_SEC_FRAMING3                                                                          0x1b45
#define mmDP2_DP_SEC_FRAMING3_BASE_IDX                                                                 2
#define mmDP2_DP_SEC_FRAMING4                                                                          0x1b46
#define mmDP2_DP_SEC_FRAMING4_BASE_IDX                                                                 2
#define mmDP2_DP_SEC_AUD_N                                                                             0x1b47
#define mmDP2_DP_SEC_AUD_N_BASE_IDX                                                                    2
#define mmDP2_DP_SEC_AUD_N_READBACK                                                                    0x1b48
#define mmDP2_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2
#define mmDP2_DP_SEC_AUD_M                                                                             0x1b49
#define mmDP2_DP_SEC_AUD_M_BASE_IDX                                                                    2
#define mmDP2_DP_SEC_AUD_M_READBACK                                                                    0x1b4a
#define mmDP2_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2
#define mmDP2_DP_SEC_TIMESTAMP                                                                         0x1b4b
#define mmDP2_DP_SEC_TIMESTAMP_BASE_IDX                                                                2
#define mmDP2_DP_SEC_PACKET_CNTL                                                                       0x1b4c
#define mmDP2_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2
#define mmDP2_DP_MSE_RATE_CNTL                                                                         0x1b4d
#define mmDP2_DP_MSE_RATE_CNTL_BASE_IDX                                                                2
#define mmDP2_DP_MSE_RATE_UPDATE                                                                       0x1b4f
#define mmDP2_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2
#define mmDP2_DP_MSE_SAT0                                                                              0x1b50
#define mmDP2_DP_MSE_SAT0_BASE_IDX                                                                     2
#define mmDP2_DP_MSE_SAT1                                                                              0x1b51
#define mmDP2_DP_MSE_SAT1_BASE_IDX                                                                     2
#define mmDP2_DP_MSE_SAT2                                                                              0x1b52
#define mmDP2_DP_MSE_SAT2_BASE_IDX                                                                     2
#define mmDP2_DP_MSE_SAT_UPDATE                                                                        0x1b53
#define mmDP2_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2
#define mmDP2_DP_MSE_LINK_TIMING                                                                       0x1b54
#define mmDP2_DP_MSE_LINK_TIMING_BASE_IDX                                                              2
#define mmDP2_DP_MSE_MISC_CNTL                                                                         0x1b55
#define mmDP2_DP_MSE_MISC_CNTL_BASE_IDX                                                                2
#define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1b5a
#define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2
#define mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1b5b
#define mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2
#define mmDP2_DP_MSE_SAT0_STATUS                                                                       0x1b5d
#define mmDP2_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2
#define mmDP2_DP_MSE_SAT1_STATUS                                                                       0x1b5e
#define mmDP2_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2
#define mmDP2_DP_MSE_SAT2_STATUS                                                                       0x1b5f
#define mmDP2_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2


// addressBlock: dce_dc_dig3_dispdec
// base address: 0xc00
#define mmDIG3_DIG_FE_CNTL                                                                             0x1b7e
#define mmDIG3_DIG_FE_CNTL_BASE_IDX                                                                    2
#define mmDIG3_DIG_OUTPUT_CRC_CNTL                                                                     0x1b7f
#define mmDIG3_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2
#define mmDIG3_DIG_OUTPUT_CRC_RESULT                                                                   0x1b80
#define mmDIG3_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG3_DIG_CLOCK_PATTERN                                                                       0x1b81
#define mmDIG3_DIG_CLOCK_PATTERN_BASE_IDX                                                              2
#define mmDIG3_DIG_TEST_PATTERN                                                                        0x1b82
#define mmDIG3_DIG_TEST_PATTERN_BASE_IDX                                                               2
#define mmDIG3_DIG_RANDOM_PATTERN_SEED                                                                 0x1b83
#define mmDIG3_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2
#define mmDIG3_DIG_FIFO_STATUS                                                                         0x1b84
#define mmDIG3_DIG_FIFO_STATUS_BASE_IDX                                                                2
#define mmDIG3_HDMI_CONTROL                                                                            0x1b87
#define mmDIG3_HDMI_CONTROL_BASE_IDX                                                                   2
#define mmDIG3_HDMI_STATUS                                                                             0x1b88
#define mmDIG3_HDMI_STATUS_BASE_IDX                                                                    2
#define mmDIG3_HDMI_AUDIO_PACKET_CONTROL                                                               0x1b89
#define mmDIG3_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG3_HDMI_ACR_PACKET_CONTROL                                                                 0x1b8a
#define mmDIG3_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG3_HDMI_VBI_PACKET_CONTROL                                                                 0x1b8b
#define mmDIG3_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG3_HDMI_INFOFRAME_CONTROL0                                                                 0x1b8c
#define mmDIG3_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG3_HDMI_INFOFRAME_CONTROL1                                                                 0x1b8d
#define mmDIG3_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2
#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1b8e
#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2
#define mmDIG3_AFMT_INTERRUPT_STATUS                                                                   0x1b8f
#define mmDIG3_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDIG3_HDMI_GC                                                                                 0x1b91
#define mmDIG3_HDMI_GC_BASE_IDX                                                                        2
#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1b92
#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2
#define mmDIG3_AFMT_ISRC1_0                                                                            0x1b93
#define mmDIG3_AFMT_ISRC1_0_BASE_IDX                                                                   2
#define mmDIG3_AFMT_ISRC1_1                                                                            0x1b94
#define mmDIG3_AFMT_ISRC1_1_BASE_IDX                                                                   2
#define mmDIG3_AFMT_ISRC1_2                                                                            0x1b95
#define mmDIG3_AFMT_ISRC1_2_BASE_IDX                                                                   2
#define mmDIG3_AFMT_ISRC1_3                                                                            0x1b96
#define mmDIG3_AFMT_ISRC1_3_BASE_IDX                                                                   2
#define mmDIG3_AFMT_ISRC1_4                                                                            0x1b97
#define mmDIG3_AFMT_ISRC1_4_BASE_IDX                                                                   2
#define mmDIG3_AFMT_ISRC2_0                                                                            0x1b98
#define mmDIG3_AFMT_ISRC2_0_BASE_IDX                                                                   2
#define mmDIG3_AFMT_ISRC2_1                                                                            0x1b99
#define mmDIG3_AFMT_ISRC2_1_BASE_IDX                                                                   2
#define mmDIG3_AFMT_ISRC2_2                                                                            0x1b9a
#define mmDIG3_AFMT_ISRC2_2_BASE_IDX                                                                   2
#define mmDIG3_AFMT_ISRC2_3                                                                            0x1b9b
#define mmDIG3_AFMT_ISRC2_3_BASE_IDX                                                                   2
#define mmDIG3_AFMT_AVI_INFO0                                                                          0x1b9c
#define mmDIG3_AFMT_AVI_INFO0_BASE_IDX                                                                 2
#define mmDIG3_AFMT_AVI_INFO1                                                                          0x1b9d
#define mmDIG3_AFMT_AVI_INFO1_BASE_IDX                                                                 2
#define mmDIG3_AFMT_AVI_INFO2                                                                          0x1b9e
#define mmDIG3_AFMT_AVI_INFO2_BASE_IDX                                                                 2
#define mmDIG3_AFMT_AVI_INFO3                                                                          0x1b9f
#define mmDIG3_AFMT_AVI_INFO3_BASE_IDX                                                                 2
#define mmDIG3_AFMT_MPEG_INFO0                                                                         0x1ba0
#define mmDIG3_AFMT_MPEG_INFO0_BASE_IDX                                                                2
#define mmDIG3_AFMT_MPEG_INFO1                                                                         0x1ba1
#define mmDIG3_AFMT_MPEG_INFO1_BASE_IDX                                                                2
#define mmDIG3_AFMT_GENERIC_HDR                                                                        0x1ba2
#define mmDIG3_AFMT_GENERIC_HDR_BASE_IDX                                                               2
#define mmDIG3_AFMT_GENERIC_0                                                                          0x1ba3
#define mmDIG3_AFMT_GENERIC_0_BASE_IDX                                                                 2
#define mmDIG3_AFMT_GENERIC_1                                                                          0x1ba4
#define mmDIG3_AFMT_GENERIC_1_BASE_IDX                                                                 2
#define mmDIG3_AFMT_GENERIC_2                                                                          0x1ba5
#define mmDIG3_AFMT_GENERIC_2_BASE_IDX                                                                 2
#define mmDIG3_AFMT_GENERIC_3                                                                          0x1ba6
#define mmDIG3_AFMT_GENERIC_3_BASE_IDX                                                                 2
#define mmDIG3_AFMT_GENERIC_4                                                                          0x1ba7
#define mmDIG3_AFMT_GENERIC_4_BASE_IDX                                                                 2
#define mmDIG3_AFMT_GENERIC_5                                                                          0x1ba8
#define mmDIG3_AFMT_GENERIC_5_BASE_IDX                                                                 2
#define mmDIG3_AFMT_GENERIC_6                                                                          0x1ba9
#define mmDIG3_AFMT_GENERIC_6_BASE_IDX                                                                 2
#define mmDIG3_AFMT_GENERIC_7                                                                          0x1baa
#define mmDIG3_AFMT_GENERIC_7_BASE_IDX                                                                 2
#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1bab
#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2
#define mmDIG3_HDMI_ACR_32_0                                                                           0x1bac
#define mmDIG3_HDMI_ACR_32_0_BASE_IDX                                                                  2
#define mmDIG3_HDMI_ACR_32_1                                                                           0x1bad
#define mmDIG3_HDMI_ACR_32_1_BASE_IDX                                                                  2
#define mmDIG3_HDMI_ACR_44_0                                                                           0x1bae
#define mmDIG3_HDMI_ACR_44_0_BASE_IDX                                                                  2
#define mmDIG3_HDMI_ACR_44_1                                                                           0x1baf
#define mmDIG3_HDMI_ACR_44_1_BASE_IDX                                                                  2
#define mmDIG3_HDMI_ACR_48_0                                                                           0x1bb0
#define mmDIG3_HDMI_ACR_48_0_BASE_IDX                                                                  2
#define mmDIG3_HDMI_ACR_48_1                                                                           0x1bb1
#define mmDIG3_HDMI_ACR_48_1_BASE_IDX                                                                  2
#define mmDIG3_HDMI_ACR_STATUS_0                                                                       0x1bb2
#define mmDIG3_HDMI_ACR_STATUS_0_BASE_IDX                                                              2
#define mmDIG3_HDMI_ACR_STATUS_1                                                                       0x1bb3
#define mmDIG3_HDMI_ACR_STATUS_1_BASE_IDX                                                              2
#define mmDIG3_AFMT_AUDIO_INFO0                                                                        0x1bb4
#define mmDIG3_AFMT_AUDIO_INFO0_BASE_IDX                                                               2
#define mmDIG3_AFMT_AUDIO_INFO1                                                                        0x1bb5
#define mmDIG3_AFMT_AUDIO_INFO1_BASE_IDX                                                               2
#define mmDIG3_AFMT_60958_0                                                                            0x1bb6
#define mmDIG3_AFMT_60958_0_BASE_IDX                                                                   2
#define mmDIG3_AFMT_60958_1                                                                            0x1bb7
#define mmDIG3_AFMT_60958_1_BASE_IDX                                                                   2
#define mmDIG3_AFMT_AUDIO_CRC_CONTROL                                                                  0x1bb8
#define mmDIG3_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2
#define mmDIG3_AFMT_RAMP_CONTROL0                                                                      0x1bb9
#define mmDIG3_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2
#define mmDIG3_AFMT_RAMP_CONTROL1                                                                      0x1bba
#define mmDIG3_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2
#define mmDIG3_AFMT_RAMP_CONTROL2                                                                      0x1bbb
#define mmDIG3_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2
#define mmDIG3_AFMT_RAMP_CONTROL3                                                                      0x1bbc
#define mmDIG3_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2
#define mmDIG3_AFMT_60958_2                                                                            0x1bbd
#define mmDIG3_AFMT_60958_2_BASE_IDX                                                                   2
#define mmDIG3_AFMT_AUDIO_CRC_RESULT                                                                   0x1bbe
#define mmDIG3_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG3_AFMT_STATUS                                                                             0x1bbf
#define mmDIG3_AFMT_STATUS_BASE_IDX                                                                    2
#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL                                                               0x1bc0
#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG3_AFMT_VBI_PACKET_CONTROL                                                                 0x1bc1
#define mmDIG3_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG3_AFMT_INFOFRAME_CONTROL0                                                                 0x1bc2
#define mmDIG3_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG3_AFMT_AUDIO_SRC_CONTROL                                                                  0x1bc3
#define mmDIG3_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2
#define mmDIG3_DIG_BE_CNTL                                                                             0x1bc5
#define mmDIG3_DIG_BE_CNTL_BASE_IDX                                                                    2
#define mmDIG3_DIG_BE_EN_CNTL                                                                          0x1bc6
#define mmDIG3_DIG_BE_EN_CNTL_BASE_IDX                                                                 2
#define mmDIG3_TMDS_CNTL                                                                               0x1be9
#define mmDIG3_TMDS_CNTL_BASE_IDX                                                                      2
#define mmDIG3_TMDS_CONTROL_CHAR                                                                       0x1bea
#define mmDIG3_TMDS_CONTROL_CHAR_BASE_IDX                                                              2
#define mmDIG3_TMDS_CONTROL0_FEEDBACK                                                                  0x1beb
#define mmDIG3_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2
#define mmDIG3_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1bec
#define mmDIG3_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2
#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1bed
#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2
#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1bee
#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2
#define mmDIG3_TMDS_CTL_BITS                                                                           0x1bf0
#define mmDIG3_TMDS_CTL_BITS_BASE_IDX                                                                  2
#define mmDIG3_TMDS_DCBALANCER_CONTROL                                                                 0x1bf1
#define mmDIG3_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2
#define mmDIG3_TMDS_CTL0_1_GEN_CNTL                                                                    0x1bf3
#define mmDIG3_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG3_TMDS_CTL2_3_GEN_CNTL                                                                    0x1bf4
#define mmDIG3_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG3_DIG_VERSION                                                                             0x1bf6
#define mmDIG3_DIG_VERSION_BASE_IDX                                                                    2
#define mmDIG3_DIG_LANE_ENABLE                                                                         0x1bf7
#define mmDIG3_DIG_LANE_ENABLE_BASE_IDX                                                                2
#define mmDIG3_AFMT_CNTL                                                                               0x1bfc
#define mmDIG3_AFMT_CNTL_BASE_IDX                                                                      2


// addressBlock: dce_dc_dp3_dispdec
// base address: 0xc00
#define mmDP3_DP_LINK_CNTL                                                                             0x1c1e
#define mmDP3_DP_LINK_CNTL_BASE_IDX                                                                    2
#define mmDP3_DP_PIXEL_FORMAT                                                                          0x1c1f
#define mmDP3_DP_PIXEL_FORMAT_BASE_IDX                                                                 2
#define mmDP3_DP_MSA_COLORIMETRY                                                                       0x1c20
#define mmDP3_DP_MSA_COLORIMETRY_BASE_IDX                                                              2
#define mmDP3_DP_CONFIG                                                                                0x1c21
#define mmDP3_DP_CONFIG_BASE_IDX                                                                       2
#define mmDP3_DP_VID_STREAM_CNTL                                                                       0x1c22
#define mmDP3_DP_VID_STREAM_CNTL_BASE_IDX                                                              2
#define mmDP3_DP_STEER_FIFO                                                                            0x1c23
#define mmDP3_DP_STEER_FIFO_BASE_IDX                                                                   2
#define mmDP3_DP_MSA_MISC                                                                              0x1c24
#define mmDP3_DP_MSA_MISC_BASE_IDX                                                                     2
#define mmDP3_DP_VID_TIMING                                                                            0x1c26
#define mmDP3_DP_VID_TIMING_BASE_IDX                                                                   2
#define mmDP3_DP_VID_N                                                                                 0x1c27
#define mmDP3_DP_VID_N_BASE_IDX                                                                        2
#define mmDP3_DP_VID_M                                                                                 0x1c28
#define mmDP3_DP_VID_M_BASE_IDX                                                                        2
#define mmDP3_DP_LINK_FRAMING_CNTL                                                                     0x1c29
#define mmDP3_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2
#define mmDP3_DP_HBR2_EYE_PATTERN                                                                      0x1c2a
#define mmDP3_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2
#define mmDP3_DP_VID_MSA_VBID                                                                          0x1c2b
#define mmDP3_DP_VID_MSA_VBID_BASE_IDX                                                                 2
#define mmDP3_DP_VID_INTERRUPT_CNTL                                                                    0x1c2c
#define mmDP3_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2
#define mmDP3_DP_DPHY_CNTL                                                                             0x1c2d
#define mmDP3_DP_DPHY_CNTL_BASE_IDX                                                                    2
#define mmDP3_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1c2e
#define mmDP3_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2
#define mmDP3_DP_DPHY_SYM0                                                                             0x1c2f
#define mmDP3_DP_DPHY_SYM0_BASE_IDX                                                                    2
#define mmDP3_DP_DPHY_SYM1                                                                             0x1c30
#define mmDP3_DP_DPHY_SYM1_BASE_IDX                                                                    2
#define mmDP3_DP_DPHY_SYM2                                                                             0x1c31
#define mmDP3_DP_DPHY_SYM2_BASE_IDX                                                                    2
#define mmDP3_DP_DPHY_8B10B_CNTL                                                                       0x1c32
#define mmDP3_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2
#define mmDP3_DP_DPHY_PRBS_CNTL                                                                        0x1c33
#define mmDP3_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2
#define mmDP3_DP_DPHY_SCRAM_CNTL                                                                       0x1c34
#define mmDP3_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2
#define mmDP3_DP_DPHY_CRC_EN                                                                           0x1c35
#define mmDP3_DP_DPHY_CRC_EN_BASE_IDX                                                                  2
#define mmDP3_DP_DPHY_CRC_CNTL                                                                         0x1c36
#define mmDP3_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2
#define mmDP3_DP_DPHY_CRC_RESULT                                                                       0x1c37
#define mmDP3_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2
#define mmDP3_DP_DPHY_CRC_MST_CNTL                                                                     0x1c38
#define mmDP3_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2
#define mmDP3_DP_DPHY_CRC_MST_STATUS                                                                   0x1c39
#define mmDP3_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2
#define mmDP3_DP_DPHY_FAST_TRAINING                                                                    0x1c3a
#define mmDP3_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2
#define mmDP3_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1c3b
#define mmDP3_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2
#define mmDP3_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1c3c
#define mmDP3_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2
#define mmDP3_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1c3d
#define mmDP3_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2
#define mmDP3_DP_SEC_CNTL                                                                              0x1c41
#define mmDP3_DP_SEC_CNTL_BASE_IDX                                                                     2
#define mmDP3_DP_SEC_CNTL1                                                                             0x1c42
#define mmDP3_DP_SEC_CNTL1_BASE_IDX                                                                    2
#define mmDP3_DP_SEC_FRAMING1                                                                          0x1c43
#define mmDP3_DP_SEC_FRAMING1_BASE_IDX                                                                 2
#define mmDP3_DP_SEC_FRAMING2                                                                          0x1c44
#define mmDP3_DP_SEC_FRAMING2_BASE_IDX                                                                 2
#define mmDP3_DP_SEC_FRAMING3                                                                          0x1c45
#define mmDP3_DP_SEC_FRAMING3_BASE_IDX                                                                 2
#define mmDP3_DP_SEC_FRAMING4                                                                          0x1c46
#define mmDP3_DP_SEC_FRAMING4_BASE_IDX                                                                 2
#define mmDP3_DP_SEC_AUD_N                                                                             0x1c47
#define mmDP3_DP_SEC_AUD_N_BASE_IDX                                                                    2
#define mmDP3_DP_SEC_AUD_N_READBACK                                                                    0x1c48
#define mmDP3_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2
#define mmDP3_DP_SEC_AUD_M                                                                             0x1c49
#define mmDP3_DP_SEC_AUD_M_BASE_IDX                                                                    2
#define mmDP3_DP_SEC_AUD_M_READBACK                                                                    0x1c4a
#define mmDP3_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2
#define mmDP3_DP_SEC_TIMESTAMP                                                                         0x1c4b
#define mmDP3_DP_SEC_TIMESTAMP_BASE_IDX                                                                2
#define mmDP3_DP_SEC_PACKET_CNTL                                                                       0x1c4c
#define mmDP3_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2
#define mmDP3_DP_MSE_RATE_CNTL                                                                         0x1c4d
#define mmDP3_DP_MSE_RATE_CNTL_BASE_IDX                                                                2
#define mmDP3_DP_MSE_RATE_UPDATE                                                                       0x1c4f
#define mmDP3_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2
#define mmDP3_DP_MSE_SAT0                                                                              0x1c50
#define mmDP3_DP_MSE_SAT0_BASE_IDX                                                                     2
#define mmDP3_DP_MSE_SAT1                                                                              0x1c51
#define mmDP3_DP_MSE_SAT1_BASE_IDX                                                                     2
#define mmDP3_DP_MSE_SAT2                                                                              0x1c52
#define mmDP3_DP_MSE_SAT2_BASE_IDX                                                                     2
#define mmDP3_DP_MSE_SAT_UPDATE                                                                        0x1c53
#define mmDP3_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2
#define mmDP3_DP_MSE_LINK_TIMING                                                                       0x1c54
#define mmDP3_DP_MSE_LINK_TIMING_BASE_IDX                                                              2
#define mmDP3_DP_MSE_MISC_CNTL                                                                         0x1c55
#define mmDP3_DP_MSE_MISC_CNTL_BASE_IDX                                                                2
#define mmDP3_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1c5a
#define mmDP3_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2
#define mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1c5b
#define mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2
#define mmDP3_DP_MSE_SAT0_STATUS                                                                       0x1c5d
#define mmDP3_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2
#define mmDP3_DP_MSE_SAT1_STATUS                                                                       0x1c5e
#define mmDP3_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2
#define mmDP3_DP_MSE_SAT2_STATUS                                                                       0x1c5f
#define mmDP3_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2


// addressBlock: dce_dc_dig4_dispdec
// base address: 0x1000
#define mmDIG4_DIG_FE_CNTL                                                                             0x1c7e
#define mmDIG4_DIG_FE_CNTL_BASE_IDX                                                                    2
#define mmDIG4_DIG_OUTPUT_CRC_CNTL                                                                     0x1c7f
#define mmDIG4_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2
#define mmDIG4_DIG_OUTPUT_CRC_RESULT                                                                   0x1c80
#define mmDIG4_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG4_DIG_CLOCK_PATTERN                                                                       0x1c81
#define mmDIG4_DIG_CLOCK_PATTERN_BASE_IDX                                                              2
#define mmDIG4_DIG_TEST_PATTERN                                                                        0x1c82
#define mmDIG4_DIG_TEST_PATTERN_BASE_IDX                                                               2
#define mmDIG4_DIG_RANDOM_PATTERN_SEED                                                                 0x1c83
#define mmDIG4_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2
#define mmDIG4_DIG_FIFO_STATUS                                                                         0x1c84
#define mmDIG4_DIG_FIFO_STATUS_BASE_IDX                                                                2
#define mmDIG4_HDMI_CONTROL                                                                            0x1c87
#define mmDIG4_HDMI_CONTROL_BASE_IDX                                                                   2
#define mmDIG4_HDMI_STATUS                                                                             0x1c88
#define mmDIG4_HDMI_STATUS_BASE_IDX                                                                    2
#define mmDIG4_HDMI_AUDIO_PACKET_CONTROL                                                               0x1c89
#define mmDIG4_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG4_HDMI_ACR_PACKET_CONTROL                                                                 0x1c8a
#define mmDIG4_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG4_HDMI_VBI_PACKET_CONTROL                                                                 0x1c8b
#define mmDIG4_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG4_HDMI_INFOFRAME_CONTROL0                                                                 0x1c8c
#define mmDIG4_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG4_HDMI_INFOFRAME_CONTROL1                                                                 0x1c8d
#define mmDIG4_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2
#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1c8e
#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2
#define mmDIG4_AFMT_INTERRUPT_STATUS                                                                   0x1c8f
#define mmDIG4_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDIG4_HDMI_GC                                                                                 0x1c91
#define mmDIG4_HDMI_GC_BASE_IDX                                                                        2
#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1c92
#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2
#define mmDIG4_AFMT_ISRC1_0                                                                            0x1c93
#define mmDIG4_AFMT_ISRC1_0_BASE_IDX                                                                   2
#define mmDIG4_AFMT_ISRC1_1                                                                            0x1c94
#define mmDIG4_AFMT_ISRC1_1_BASE_IDX                                                                   2
#define mmDIG4_AFMT_ISRC1_2                                                                            0x1c95
#define mmDIG4_AFMT_ISRC1_2_BASE_IDX                                                                   2
#define mmDIG4_AFMT_ISRC1_3                                                                            0x1c96
#define mmDIG4_AFMT_ISRC1_3_BASE_IDX                                                                   2
#define mmDIG4_AFMT_ISRC1_4                                                                            0x1c97
#define mmDIG4_AFMT_ISRC1_4_BASE_IDX                                                                   2
#define mmDIG4_AFMT_ISRC2_0                                                                            0x1c98
#define mmDIG4_AFMT_ISRC2_0_BASE_IDX                                                                   2
#define mmDIG4_AFMT_ISRC2_1                                                                            0x1c99
#define mmDIG4_AFMT_ISRC2_1_BASE_IDX                                                                   2
#define mmDIG4_AFMT_ISRC2_2                                                                            0x1c9a
#define mmDIG4_AFMT_ISRC2_2_BASE_IDX                                                                   2
#define mmDIG4_AFMT_ISRC2_3                                                                            0x1c9b
#define mmDIG4_AFMT_ISRC2_3_BASE_IDX                                                                   2
#define mmDIG4_AFMT_AVI_INFO0                                                                          0x1c9c
#define mmDIG4_AFMT_AVI_INFO0_BASE_IDX                                                                 2
#define mmDIG4_AFMT_AVI_INFO1                                                                          0x1c9d
#define mmDIG4_AFMT_AVI_INFO1_BASE_IDX                                                                 2
#define mmDIG4_AFMT_AVI_INFO2                                                                          0x1c9e
#define mmDIG4_AFMT_AVI_INFO2_BASE_IDX                                                                 2
#define mmDIG4_AFMT_AVI_INFO3                                                                          0x1c9f
#define mmDIG4_AFMT_AVI_INFO3_BASE_IDX                                                                 2
#define mmDIG4_AFMT_MPEG_INFO0                                                                         0x1ca0
#define mmDIG4_AFMT_MPEG_INFO0_BASE_IDX                                                                2
#define mmDIG4_AFMT_MPEG_INFO1                                                                         0x1ca1
#define mmDIG4_AFMT_MPEG_INFO1_BASE_IDX                                                                2
#define mmDIG4_AFMT_GENERIC_HDR                                                                        0x1ca2
#define mmDIG4_AFMT_GENERIC_HDR_BASE_IDX                                                               2
#define mmDIG4_AFMT_GENERIC_0                                                                          0x1ca3
#define mmDIG4_AFMT_GENERIC_0_BASE_IDX                                                                 2
#define mmDIG4_AFMT_GENERIC_1                                                                          0x1ca4
#define mmDIG4_AFMT_GENERIC_1_BASE_IDX                                                                 2
#define mmDIG4_AFMT_GENERIC_2                                                                          0x1ca5
#define mmDIG4_AFMT_GENERIC_2_BASE_IDX                                                                 2
#define mmDIG4_AFMT_GENERIC_3                                                                          0x1ca6
#define mmDIG4_AFMT_GENERIC_3_BASE_IDX                                                                 2
#define mmDIG4_AFMT_GENERIC_4                                                                          0x1ca7
#define mmDIG4_AFMT_GENERIC_4_BASE_IDX                                                                 2
#define mmDIG4_AFMT_GENERIC_5                                                                          0x1ca8
#define mmDIG4_AFMT_GENERIC_5_BASE_IDX                                                                 2
#define mmDIG4_AFMT_GENERIC_6                                                                          0x1ca9
#define mmDIG4_AFMT_GENERIC_6_BASE_IDX                                                                 2
#define mmDIG4_AFMT_GENERIC_7                                                                          0x1caa
#define mmDIG4_AFMT_GENERIC_7_BASE_IDX                                                                 2
#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1cab
#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2
#define mmDIG4_HDMI_ACR_32_0                                                                           0x1cac
#define mmDIG4_HDMI_ACR_32_0_BASE_IDX                                                                  2
#define mmDIG4_HDMI_ACR_32_1                                                                           0x1cad
#define mmDIG4_HDMI_ACR_32_1_BASE_IDX                                                                  2
#define mmDIG4_HDMI_ACR_44_0                                                                           0x1cae
#define mmDIG4_HDMI_ACR_44_0_BASE_IDX                                                                  2
#define mmDIG4_HDMI_ACR_44_1                                                                           0x1caf
#define mmDIG4_HDMI_ACR_44_1_BASE_IDX                                                                  2
#define mmDIG4_HDMI_ACR_48_0                                                                           0x1cb0
#define mmDIG4_HDMI_ACR_48_0_BASE_IDX                                                                  2
#define mmDIG4_HDMI_ACR_48_1                                                                           0x1cb1
#define mmDIG4_HDMI_ACR_48_1_BASE_IDX                                                                  2
#define mmDIG4_HDMI_ACR_STATUS_0                                                                       0x1cb2
#define mmDIG4_HDMI_ACR_STATUS_0_BASE_IDX                                                              2
#define mmDIG4_HDMI_ACR_STATUS_1                                                                       0x1cb3
#define mmDIG4_HDMI_ACR_STATUS_1_BASE_IDX                                                              2
#define mmDIG4_AFMT_AUDIO_INFO0                                                                        0x1cb4
#define mmDIG4_AFMT_AUDIO_INFO0_BASE_IDX                                                               2
#define mmDIG4_AFMT_AUDIO_INFO1                                                                        0x1cb5
#define mmDIG4_AFMT_AUDIO_INFO1_BASE_IDX                                                               2
#define mmDIG4_AFMT_60958_0                                                                            0x1cb6
#define mmDIG4_AFMT_60958_0_BASE_IDX                                                                   2
#define mmDIG4_AFMT_60958_1                                                                            0x1cb7
#define mmDIG4_AFMT_60958_1_BASE_IDX                                                                   2
#define mmDIG4_AFMT_AUDIO_CRC_CONTROL                                                                  0x1cb8
#define mmDIG4_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2
#define mmDIG4_AFMT_RAMP_CONTROL0                                                                      0x1cb9
#define mmDIG4_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2
#define mmDIG4_AFMT_RAMP_CONTROL1                                                                      0x1cba
#define mmDIG4_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2
#define mmDIG4_AFMT_RAMP_CONTROL2                                                                      0x1cbb
#define mmDIG4_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2
#define mmDIG4_AFMT_RAMP_CONTROL3                                                                      0x1cbc
#define mmDIG4_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2
#define mmDIG4_AFMT_60958_2                                                                            0x1cbd
#define mmDIG4_AFMT_60958_2_BASE_IDX                                                                   2
#define mmDIG4_AFMT_AUDIO_CRC_RESULT                                                                   0x1cbe
#define mmDIG4_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG4_AFMT_STATUS                                                                             0x1cbf
#define mmDIG4_AFMT_STATUS_BASE_IDX                                                                    2
#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL                                                               0x1cc0
#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG4_AFMT_VBI_PACKET_CONTROL                                                                 0x1cc1
#define mmDIG4_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG4_AFMT_INFOFRAME_CONTROL0                                                                 0x1cc2
#define mmDIG4_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG4_AFMT_AUDIO_SRC_CONTROL                                                                  0x1cc3
#define mmDIG4_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2
#define mmDIG4_DIG_BE_CNTL                                                                             0x1cc5
#define mmDIG4_DIG_BE_CNTL_BASE_IDX                                                                    2
#define mmDIG4_DIG_BE_EN_CNTL                                                                          0x1cc6
#define mmDIG4_DIG_BE_EN_CNTL_BASE_IDX                                                                 2
#define mmDIG4_TMDS_CNTL                                                                               0x1ce9
#define mmDIG4_TMDS_CNTL_BASE_IDX                                                                      2
#define mmDIG4_TMDS_CONTROL_CHAR                                                                       0x1cea
#define mmDIG4_TMDS_CONTROL_CHAR_BASE_IDX                                                              2
#define mmDIG4_TMDS_CONTROL0_FEEDBACK                                                                  0x1ceb
#define mmDIG4_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2
#define mmDIG4_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1cec
#define mmDIG4_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2
#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1ced
#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2
#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1cee
#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2
#define mmDIG4_TMDS_CTL_BITS                                                                           0x1cf0
#define mmDIG4_TMDS_CTL_BITS_BASE_IDX                                                                  2
#define mmDIG4_TMDS_DCBALANCER_CONTROL                                                                 0x1cf1
#define mmDIG4_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2
#define mmDIG4_TMDS_CTL0_1_GEN_CNTL                                                                    0x1cf3
#define mmDIG4_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG4_TMDS_CTL2_3_GEN_CNTL                                                                    0x1cf4
#define mmDIG4_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG4_DIG_VERSION                                                                             0x1cf6
#define mmDIG4_DIG_VERSION_BASE_IDX                                                                    2
#define mmDIG4_DIG_LANE_ENABLE                                                                         0x1cf7
#define mmDIG4_DIG_LANE_ENABLE_BASE_IDX                                                                2
#define mmDIG4_AFMT_CNTL                                                                               0x1cfc
#define mmDIG4_AFMT_CNTL_BASE_IDX                                                                      2


// addressBlock: dce_dc_dp4_dispdec
// base address: 0x1000
#define mmDP4_DP_LINK_CNTL                                                                             0x1d1e
#define mmDP4_DP_LINK_CNTL_BASE_IDX                                                                    2
#define mmDP4_DP_PIXEL_FORMAT                                                                          0x1d1f
#define mmDP4_DP_PIXEL_FORMAT_BASE_IDX                                                                 2
#define mmDP4_DP_MSA_COLORIMETRY                                                                       0x1d20
#define mmDP4_DP_MSA_COLORIMETRY_BASE_IDX                                                              2
#define mmDP4_DP_CONFIG                                                                                0x1d21
#define mmDP4_DP_CONFIG_BASE_IDX                                                                       2
#define mmDP4_DP_VID_STREAM_CNTL                                                                       0x1d22
#define mmDP4_DP_VID_STREAM_CNTL_BASE_IDX                                                              2
#define mmDP4_DP_STEER_FIFO                                                                            0x1d23
#define mmDP4_DP_STEER_FIFO_BASE_IDX                                                                   2
#define mmDP4_DP_MSA_MISC                                                                              0x1d24
#define mmDP4_DP_MSA_MISC_BASE_IDX                                                                     2
#define mmDP4_DP_VID_TIMING                                                                            0x1d26
#define mmDP4_DP_VID_TIMING_BASE_IDX                                                                   2
#define mmDP4_DP_VID_N                                                                                 0x1d27
#define mmDP4_DP_VID_N_BASE_IDX                                                                        2
#define mmDP4_DP_VID_M                                                                                 0x1d28
#define mmDP4_DP_VID_M_BASE_IDX                                                                        2
#define mmDP4_DP_LINK_FRAMING_CNTL                                                                     0x1d29
#define mmDP4_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2
#define mmDP4_DP_HBR2_EYE_PATTERN                                                                      0x1d2a
#define mmDP4_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2
#define mmDP4_DP_VID_MSA_VBID                                                                          0x1d2b
#define mmDP4_DP_VID_MSA_VBID_BASE_IDX                                                                 2
#define mmDP4_DP_VID_INTERRUPT_CNTL                                                                    0x1d2c
#define mmDP4_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2
#define mmDP4_DP_DPHY_CNTL                                                                             0x1d2d
#define mmDP4_DP_DPHY_CNTL_BASE_IDX                                                                    2
#define mmDP4_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1d2e
#define mmDP4_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2
#define mmDP4_DP_DPHY_SYM0                                                                             0x1d2f
#define mmDP4_DP_DPHY_SYM0_BASE_IDX                                                                    2
#define mmDP4_DP_DPHY_SYM1                                                                             0x1d30
#define mmDP4_DP_DPHY_SYM1_BASE_IDX                                                                    2
#define mmDP4_DP_DPHY_SYM2                                                                             0x1d31
#define mmDP4_DP_DPHY_SYM2_BASE_IDX                                                                    2
#define mmDP4_DP_DPHY_8B10B_CNTL                                                                       0x1d32
#define mmDP4_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2
#define mmDP4_DP_DPHY_PRBS_CNTL                                                                        0x1d33
#define mmDP4_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2
#define mmDP4_DP_DPHY_SCRAM_CNTL                                                                       0x1d34
#define mmDP4_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2
#define mmDP4_DP_DPHY_CRC_EN                                                                           0x1d35
#define mmDP4_DP_DPHY_CRC_EN_BASE_IDX                                                                  2
#define mmDP4_DP_DPHY_CRC_CNTL                                                                         0x1d36
#define mmDP4_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2
#define mmDP4_DP_DPHY_CRC_RESULT                                                                       0x1d37
#define mmDP4_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2
#define mmDP4_DP_DPHY_CRC_MST_CNTL                                                                     0x1d38
#define mmDP4_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2
#define mmDP4_DP_DPHY_CRC_MST_STATUS                                                                   0x1d39
#define mmDP4_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2
#define mmDP4_DP_DPHY_FAST_TRAINING                                                                    0x1d3a
#define mmDP4_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2
#define mmDP4_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1d3b
#define mmDP4_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2
#define mmDP4_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1d3c
#define mmDP4_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2
#define mmDP4_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1d3d
#define mmDP4_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2
#define mmDP4_DP_SEC_CNTL                                                                              0x1d41
#define mmDP4_DP_SEC_CNTL_BASE_IDX                                                                     2
#define mmDP4_DP_SEC_CNTL1                                                                             0x1d42
#define mmDP4_DP_SEC_CNTL1_BASE_IDX                                                                    2
#define mmDP4_DP_SEC_FRAMING1                                                                          0x1d43
#define mmDP4_DP_SEC_FRAMING1_BASE_IDX                                                                 2
#define mmDP4_DP_SEC_FRAMING2                                                                          0x1d44
#define mmDP4_DP_SEC_FRAMING2_BASE_IDX                                                                 2
#define mmDP4_DP_SEC_FRAMING3                                                                          0x1d45
#define mmDP4_DP_SEC_FRAMING3_BASE_IDX                                                                 2
#define mmDP4_DP_SEC_FRAMING4                                                                          0x1d46
#define mmDP4_DP_SEC_FRAMING4_BASE_IDX                                                                 2
#define mmDP4_DP_SEC_AUD_N                                                                             0x1d47
#define mmDP4_DP_SEC_AUD_N_BASE_IDX                                                                    2
#define mmDP4_DP_SEC_AUD_N_READBACK                                                                    0x1d48
#define mmDP4_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2
#define mmDP4_DP_SEC_AUD_M                                                                             0x1d49
#define mmDP4_DP_SEC_AUD_M_BASE_IDX                                                                    2
#define mmDP4_DP_SEC_AUD_M_READBACK                                                                    0x1d4a
#define mmDP4_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2
#define mmDP4_DP_SEC_TIMESTAMP                                                                         0x1d4b
#define mmDP4_DP_SEC_TIMESTAMP_BASE_IDX                                                                2
#define mmDP4_DP_SEC_PACKET_CNTL                                                                       0x1d4c
#define mmDP4_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2
#define mmDP4_DP_MSE_RATE_CNTL                                                                         0x1d4d
#define mmDP4_DP_MSE_RATE_CNTL_BASE_IDX                                                                2
#define mmDP4_DP_MSE_RATE_UPDATE                                                                       0x1d4f
#define mmDP4_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2
#define mmDP4_DP_MSE_SAT0                                                                              0x1d50
#define mmDP4_DP_MSE_SAT0_BASE_IDX                                                                     2
#define mmDP4_DP_MSE_SAT1                                                                              0x1d51
#define mmDP4_DP_MSE_SAT1_BASE_IDX                                                                     2
#define mmDP4_DP_MSE_SAT2                                                                              0x1d52
#define mmDP4_DP_MSE_SAT2_BASE_IDX                                                                     2
#define mmDP4_DP_MSE_SAT_UPDATE                                                                        0x1d53
#define mmDP4_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2
#define mmDP4_DP_MSE_LINK_TIMING                                                                       0x1d54
#define mmDP4_DP_MSE_LINK_TIMING_BASE_IDX                                                              2
#define mmDP4_DP_MSE_MISC_CNTL                                                                         0x1d55
#define mmDP4_DP_MSE_MISC_CNTL_BASE_IDX                                                                2
#define mmDP4_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1d5a
#define mmDP4_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2
#define mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1d5b
#define mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2
#define mmDP4_DP_MSE_SAT0_STATUS                                                                       0x1d5d
#define mmDP4_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2
#define mmDP4_DP_MSE_SAT1_STATUS                                                                       0x1d5e
#define mmDP4_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2
#define mmDP4_DP_MSE_SAT2_STATUS                                                                       0x1d5f
#define mmDP4_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2


// addressBlock: dce_dc_dig5_dispdec
// base address: 0x1400
#define mmDIG5_DIG_FE_CNTL                                                                             0x1d7e
#define mmDIG5_DIG_FE_CNTL_BASE_IDX                                                                    2
#define mmDIG5_DIG_OUTPUT_CRC_CNTL                                                                     0x1d7f
#define mmDIG5_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2
#define mmDIG5_DIG_OUTPUT_CRC_RESULT                                                                   0x1d80
#define mmDIG5_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG5_DIG_CLOCK_PATTERN                                                                       0x1d81
#define mmDIG5_DIG_CLOCK_PATTERN_BASE_IDX                                                              2
#define mmDIG5_DIG_TEST_PATTERN                                                                        0x1d82
#define mmDIG5_DIG_TEST_PATTERN_BASE_IDX                                                               2
#define mmDIG5_DIG_RANDOM_PATTERN_SEED                                                                 0x1d83
#define mmDIG5_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2
#define mmDIG5_DIG_FIFO_STATUS                                                                         0x1d84
#define mmDIG5_DIG_FIFO_STATUS_BASE_IDX                                                                2
#define mmDIG5_HDMI_CONTROL                                                                            0x1d87
#define mmDIG5_HDMI_CONTROL_BASE_IDX                                                                   2
#define mmDIG5_HDMI_STATUS                                                                             0x1d88
#define mmDIG5_HDMI_STATUS_BASE_IDX                                                                    2
#define mmDIG5_HDMI_AUDIO_PACKET_CONTROL                                                               0x1d89
#define mmDIG5_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG5_HDMI_ACR_PACKET_CONTROL                                                                 0x1d8a
#define mmDIG5_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG5_HDMI_VBI_PACKET_CONTROL                                                                 0x1d8b
#define mmDIG5_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG5_HDMI_INFOFRAME_CONTROL0                                                                 0x1d8c
#define mmDIG5_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG5_HDMI_INFOFRAME_CONTROL1                                                                 0x1d8d
#define mmDIG5_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2
#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1d8e
#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2
#define mmDIG5_AFMT_INTERRUPT_STATUS                                                                   0x1d8f
#define mmDIG5_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDIG5_HDMI_GC                                                                                 0x1d91
#define mmDIG5_HDMI_GC_BASE_IDX                                                                        2
#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1d92
#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2
#define mmDIG5_AFMT_ISRC1_0                                                                            0x1d93
#define mmDIG5_AFMT_ISRC1_0_BASE_IDX                                                                   2
#define mmDIG5_AFMT_ISRC1_1                                                                            0x1d94
#define mmDIG5_AFMT_ISRC1_1_BASE_IDX                                                                   2
#define mmDIG5_AFMT_ISRC1_2                                                                            0x1d95
#define mmDIG5_AFMT_ISRC1_2_BASE_IDX                                                                   2
#define mmDIG5_AFMT_ISRC1_3                                                                            0x1d96
#define mmDIG5_AFMT_ISRC1_3_BASE_IDX                                                                   2
#define mmDIG5_AFMT_ISRC1_4                                                                            0x1d97
#define mmDIG5_AFMT_ISRC1_4_BASE_IDX                                                                   2
#define mmDIG5_AFMT_ISRC2_0                                                                            0x1d98
#define mmDIG5_AFMT_ISRC2_0_BASE_IDX                                                                   2
#define mmDIG5_AFMT_ISRC2_1                                                                            0x1d99
#define mmDIG5_AFMT_ISRC2_1_BASE_IDX                                                                   2
#define mmDIG5_AFMT_ISRC2_2                                                                            0x1d9a
#define mmDIG5_AFMT_ISRC2_2_BASE_IDX                                                                   2
#define mmDIG5_AFMT_ISRC2_3                                                                            0x1d9b
#define mmDIG5_AFMT_ISRC2_3_BASE_IDX                                                                   2
#define mmDIG5_AFMT_AVI_INFO0                                                                          0x1d9c
#define mmDIG5_AFMT_AVI_INFO0_BASE_IDX                                                                 2
#define mmDIG5_AFMT_AVI_INFO1                                                                          0x1d9d
#define mmDIG5_AFMT_AVI_INFO1_BASE_IDX                                                                 2
#define mmDIG5_AFMT_AVI_INFO2                                                                          0x1d9e
#define mmDIG5_AFMT_AVI_INFO2_BASE_IDX                                                                 2
#define mmDIG5_AFMT_AVI_INFO3                                                                          0x1d9f
#define mmDIG5_AFMT_AVI_INFO3_BASE_IDX                                                                 2
#define mmDIG5_AFMT_MPEG_INFO0                                                                         0x1da0
#define mmDIG5_AFMT_MPEG_INFO0_BASE_IDX                                                                2
#define mmDIG5_AFMT_MPEG_INFO1                                                                         0x1da1
#define mmDIG5_AFMT_MPEG_INFO1_BASE_IDX                                                                2
#define mmDIG5_AFMT_GENERIC_HDR                                                                        0x1da2
#define mmDIG5_AFMT_GENERIC_HDR_BASE_IDX                                                               2
#define mmDIG5_AFMT_GENERIC_0                                                                          0x1da3
#define mmDIG5_AFMT_GENERIC_0_BASE_IDX                                                                 2
#define mmDIG5_AFMT_GENERIC_1                                                                          0x1da4
#define mmDIG5_AFMT_GENERIC_1_BASE_IDX                                                                 2
#define mmDIG5_AFMT_GENERIC_2                                                                          0x1da5
#define mmDIG5_AFMT_GENERIC_2_BASE_IDX                                                                 2
#define mmDIG5_AFMT_GENERIC_3                                                                          0x1da6
#define mmDIG5_AFMT_GENERIC_3_BASE_IDX                                                                 2
#define mmDIG5_AFMT_GENERIC_4                                                                          0x1da7
#define mmDIG5_AFMT_GENERIC_4_BASE_IDX                                                                 2
#define mmDIG5_AFMT_GENERIC_5                                                                          0x1da8
#define mmDIG5_AFMT_GENERIC_5_BASE_IDX                                                                 2
#define mmDIG5_AFMT_GENERIC_6                                                                          0x1da9
#define mmDIG5_AFMT_GENERIC_6_BASE_IDX                                                                 2
#define mmDIG5_AFMT_GENERIC_7                                                                          0x1daa
#define mmDIG5_AFMT_GENERIC_7_BASE_IDX                                                                 2
#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1dab
#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2
#define mmDIG5_HDMI_ACR_32_0                                                                           0x1dac
#define mmDIG5_HDMI_ACR_32_0_BASE_IDX                                                                  2
#define mmDIG5_HDMI_ACR_32_1                                                                           0x1dad
#define mmDIG5_HDMI_ACR_32_1_BASE_IDX                                                                  2
#define mmDIG5_HDMI_ACR_44_0                                                                           0x1dae
#define mmDIG5_HDMI_ACR_44_0_BASE_IDX                                                                  2
#define mmDIG5_HDMI_ACR_44_1                                                                           0x1daf
#define mmDIG5_HDMI_ACR_44_1_BASE_IDX                                                                  2
#define mmDIG5_HDMI_ACR_48_0                                                                           0x1db0
#define mmDIG5_HDMI_ACR_48_0_BASE_IDX                                                                  2
#define mmDIG5_HDMI_ACR_48_1                                                                           0x1db1
#define mmDIG5_HDMI_ACR_48_1_BASE_IDX                                                                  2
#define mmDIG5_HDMI_ACR_STATUS_0                                                                       0x1db2
#define mmDIG5_HDMI_ACR_STATUS_0_BASE_IDX                                                              2
#define mmDIG5_HDMI_ACR_STATUS_1                                                                       0x1db3
#define mmDIG5_HDMI_ACR_STATUS_1_BASE_IDX                                                              2
#define mmDIG5_AFMT_AUDIO_INFO0                                                                        0x1db4
#define mmDIG5_AFMT_AUDIO_INFO0_BASE_IDX                                                               2
#define mmDIG5_AFMT_AUDIO_INFO1                                                                        0x1db5
#define mmDIG5_AFMT_AUDIO_INFO1_BASE_IDX                                                               2
#define mmDIG5_AFMT_60958_0                                                                            0x1db6
#define mmDIG5_AFMT_60958_0_BASE_IDX                                                                   2
#define mmDIG5_AFMT_60958_1                                                                            0x1db7
#define mmDIG5_AFMT_60958_1_BASE_IDX                                                                   2
#define mmDIG5_AFMT_AUDIO_CRC_CONTROL                                                                  0x1db8
#define mmDIG5_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2
#define mmDIG5_AFMT_RAMP_CONTROL0                                                                      0x1db9
#define mmDIG5_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2
#define mmDIG5_AFMT_RAMP_CONTROL1                                                                      0x1dba
#define mmDIG5_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2
#define mmDIG5_AFMT_RAMP_CONTROL2                                                                      0x1dbb
#define mmDIG5_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2
#define mmDIG5_AFMT_RAMP_CONTROL3                                                                      0x1dbc
#define mmDIG5_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2
#define mmDIG5_AFMT_60958_2                                                                            0x1dbd
#define mmDIG5_AFMT_60958_2_BASE_IDX                                                                   2
#define mmDIG5_AFMT_AUDIO_CRC_RESULT                                                                   0x1dbe
#define mmDIG5_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG5_AFMT_STATUS                                                                             0x1dbf
#define mmDIG5_AFMT_STATUS_BASE_IDX                                                                    2
#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL                                                               0x1dc0
#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG5_AFMT_VBI_PACKET_CONTROL                                                                 0x1dc1
#define mmDIG5_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG5_AFMT_INFOFRAME_CONTROL0                                                                 0x1dc2
#define mmDIG5_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG5_AFMT_AUDIO_SRC_CONTROL                                                                  0x1dc3
#define mmDIG5_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2
#define mmDIG5_DIG_BE_CNTL                                                                             0x1dc5
#define mmDIG5_DIG_BE_CNTL_BASE_IDX                                                                    2
#define mmDIG5_DIG_BE_EN_CNTL                                                                          0x1dc6
#define mmDIG5_DIG_BE_EN_CNTL_BASE_IDX                                                                 2
#define mmDIG5_TMDS_CNTL                                                                               0x1de9
#define mmDIG5_TMDS_CNTL_BASE_IDX                                                                      2
#define mmDIG5_TMDS_CONTROL_CHAR                                                                       0x1dea
#define mmDIG5_TMDS_CONTROL_CHAR_BASE_IDX                                                              2
#define mmDIG5_TMDS_CONTROL0_FEEDBACK                                                                  0x1deb
#define mmDIG5_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2
#define mmDIG5_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1dec
#define mmDIG5_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2
#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1ded
#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2
#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1dee
#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2
#define mmDIG5_TMDS_CTL_BITS                                                                           0x1df0
#define mmDIG5_TMDS_CTL_BITS_BASE_IDX                                                                  2
#define mmDIG5_TMDS_DCBALANCER_CONTROL                                                                 0x1df1
#define mmDIG5_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2
#define mmDIG5_TMDS_CTL0_1_GEN_CNTL                                                                    0x1df3
#define mmDIG5_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG5_TMDS_CTL2_3_GEN_CNTL                                                                    0x1df4
#define mmDIG5_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG5_DIG_VERSION                                                                             0x1df6
#define mmDIG5_DIG_VERSION_BASE_IDX                                                                    2
#define mmDIG5_DIG_LANE_ENABLE                                                                         0x1df7
#define mmDIG5_DIG_LANE_ENABLE_BASE_IDX                                                                2
#define mmDIG5_AFMT_CNTL                                                                               0x1dfc
#define mmDIG5_AFMT_CNTL_BASE_IDX                                                                      2


// addressBlock: dce_dc_dp5_dispdec
// base address: 0x1400
#define mmDP5_DP_LINK_CNTL                                                                             0x1e1e
#define mmDP5_DP_LINK_CNTL_BASE_IDX                                                                    2
#define mmDP5_DP_PIXEL_FORMAT                                                                          0x1e1f
#define mmDP5_DP_PIXEL_FORMAT_BASE_IDX                                                                 2
#define mmDP5_DP_MSA_COLORIMETRY                                                                       0x1e20
#define mmDP5_DP_MSA_COLORIMETRY_BASE_IDX                                                              2
#define mmDP5_DP_CONFIG                                                                                0x1e21
#define mmDP5_DP_CONFIG_BASE_IDX                                                                       2
#define mmDP5_DP_VID_STREAM_CNTL                                                                       0x1e22
#define mmDP5_DP_VID_STREAM_CNTL_BASE_IDX                                                              2
#define mmDP5_DP_STEER_FIFO                                                                            0x1e23
#define mmDP5_DP_STEER_FIFO_BASE_IDX                                                                   2
#define mmDP5_DP_MSA_MISC                                                                              0x1e24
#define mmDP5_DP_MSA_MISC_BASE_IDX                                                                     2
#define mmDP5_DP_VID_TIMING                                                                            0x1e26
#define mmDP5_DP_VID_TIMING_BASE_IDX                                                                   2
#define mmDP5_DP_VID_N                                                                                 0x1e27
#define mmDP5_DP_VID_N_BASE_IDX                                                                        2
#define mmDP5_DP_VID_M                                                                                 0x1e28
#define mmDP5_DP_VID_M_BASE_IDX                                                                        2
#define mmDP5_DP_LINK_FRAMING_CNTL                                                                     0x1e29
#define mmDP5_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2
#define mmDP5_DP_HBR2_EYE_PATTERN                                                                      0x1e2a
#define mmDP5_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2
#define mmDP5_DP_VID_MSA_VBID                                                                          0x1e2b
#define mmDP5_DP_VID_MSA_VBID_BASE_IDX                                                                 2
#define mmDP5_DP_VID_INTERRUPT_CNTL                                                                    0x1e2c
#define mmDP5_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2
#define mmDP5_DP_DPHY_CNTL                                                                             0x1e2d
#define mmDP5_DP_DPHY_CNTL_BASE_IDX                                                                    2
#define mmDP5_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1e2e
#define mmDP5_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2
#define mmDP5_DP_DPHY_SYM0                                                                             0x1e2f
#define mmDP5_DP_DPHY_SYM0_BASE_IDX                                                                    2
#define mmDP5_DP_DPHY_SYM1                                                                             0x1e30
#define mmDP5_DP_DPHY_SYM1_BASE_IDX                                                                    2
#define mmDP5_DP_DPHY_SYM2                                                                             0x1e31
#define mmDP5_DP_DPHY_SYM2_BASE_IDX                                                                    2
#define mmDP5_DP_DPHY_8B10B_CNTL                                                                       0x1e32
#define mmDP5_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2
#define mmDP5_DP_DPHY_PRBS_CNTL                                                                        0x1e33
#define mmDP5_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2
#define mmDP5_DP_DPHY_SCRAM_CNTL                                                                       0x1e34
#define mmDP5_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2
#define mmDP5_DP_DPHY_CRC_EN                                                                           0x1e35
#define mmDP5_DP_DPHY_CRC_EN_BASE_IDX                                                                  2
#define mmDP5_DP_DPHY_CRC_CNTL                                                                         0x1e36
#define mmDP5_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2
#define mmDP5_DP_DPHY_CRC_RESULT                                                                       0x1e37
#define mmDP5_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2
#define mmDP5_DP_DPHY_CRC_MST_CNTL                                                                     0x1e38
#define mmDP5_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2
#define mmDP5_DP_DPHY_CRC_MST_STATUS                                                                   0x1e39
#define mmDP5_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2
#define mmDP5_DP_DPHY_FAST_TRAINING                                                                    0x1e3a
#define mmDP5_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2
#define mmDP5_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1e3b
#define mmDP5_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2
#define mmDP5_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1e3c
#define mmDP5_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2
#define mmDP5_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1e3d
#define mmDP5_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2
#define mmDP5_DP_SEC_CNTL                                                                              0x1e41
#define mmDP5_DP_SEC_CNTL_BASE_IDX                                                                     2
#define mmDP5_DP_SEC_CNTL1                                                                             0x1e42
#define mmDP5_DP_SEC_CNTL1_BASE_IDX                                                                    2
#define mmDP5_DP_SEC_FRAMING1                                                                          0x1e43
#define mmDP5_DP_SEC_FRAMING1_BASE_IDX                                                                 2
#define mmDP5_DP_SEC_FRAMING2                                                                          0x1e44
#define mmDP5_DP_SEC_FRAMING2_BASE_IDX                                                                 2
#define mmDP5_DP_SEC_FRAMING3                                                                          0x1e45
#define mmDP5_DP_SEC_FRAMING3_BASE_IDX                                                                 2
#define mmDP5_DP_SEC_FRAMING4                                                                          0x1e46
#define mmDP5_DP_SEC_FRAMING4_BASE_IDX                                                                 2
#define mmDP5_DP_SEC_AUD_N                                                                             0x1e47
#define mmDP5_DP_SEC_AUD_N_BASE_IDX                                                                    2
#define mmDP5_DP_SEC_AUD_N_READBACK                                                                    0x1e48
#define mmDP5_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2
#define mmDP5_DP_SEC_AUD_M                                                                             0x1e49
#define mmDP5_DP_SEC_AUD_M_BASE_IDX                                                                    2
#define mmDP5_DP_SEC_AUD_M_READBACK                                                                    0x1e4a
#define mmDP5_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2
#define mmDP5_DP_SEC_TIMESTAMP                                                                         0x1e4b
#define mmDP5_DP_SEC_TIMESTAMP_BASE_IDX                                                                2
#define mmDP5_DP_SEC_PACKET_CNTL                                                                       0x1e4c
#define mmDP5_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2
#define mmDP5_DP_MSE_RATE_CNTL                                                                         0x1e4d
#define mmDP5_DP_MSE_RATE_CNTL_BASE_IDX                                                                2
#define mmDP5_DP_MSE_RATE_UPDATE                                                                       0x1e4f
#define mmDP5_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2
#define mmDP5_DP_MSE_SAT0                                                                              0x1e50
#define mmDP5_DP_MSE_SAT0_BASE_IDX                                                                     2
#define mmDP5_DP_MSE_SAT1                                                                              0x1e51
#define mmDP5_DP_MSE_SAT1_BASE_IDX                                                                     2
#define mmDP5_DP_MSE_SAT2                                                                              0x1e52
#define mmDP5_DP_MSE_SAT2_BASE_IDX                                                                     2
#define mmDP5_DP_MSE_SAT_UPDATE                                                                        0x1e53
#define mmDP5_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2
#define mmDP5_DP_MSE_LINK_TIMING                                                                       0x1e54
#define mmDP5_DP_MSE_LINK_TIMING_BASE_IDX                                                              2
#define mmDP5_DP_MSE_MISC_CNTL                                                                         0x1e55
#define mmDP5_DP_MSE_MISC_CNTL_BASE_IDX                                                                2
#define mmDP5_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1e5a
#define mmDP5_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2
#define mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1e5b
#define mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2
#define mmDP5_DP_MSE_SAT0_STATUS                                                                       0x1e5d
#define mmDP5_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2
#define mmDP5_DP_MSE_SAT1_STATUS                                                                       0x1e5e
#define mmDP5_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2
#define mmDP5_DP_MSE_SAT2_STATUS                                                                       0x1e5f
#define mmDP5_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2


// addressBlock: dce_dc_dig6_dispdec
// base address: 0x1800
#define mmDIG6_DIG_FE_CNTL                                                                             0x1e7e
#define mmDIG6_DIG_FE_CNTL_BASE_IDX                                                                    2
#define mmDIG6_DIG_OUTPUT_CRC_CNTL                                                                     0x1e7f
#define mmDIG6_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2
#define mmDIG6_DIG_OUTPUT_CRC_RESULT                                                                   0x1e80
#define mmDIG6_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG6_DIG_CLOCK_PATTERN                                                                       0x1e81
#define mmDIG6_DIG_CLOCK_PATTERN_BASE_IDX                                                              2
#define mmDIG6_DIG_TEST_PATTERN                                                                        0x1e82
#define mmDIG6_DIG_TEST_PATTERN_BASE_IDX                                                               2
#define mmDIG6_DIG_RANDOM_PATTERN_SEED                                                                 0x1e83
#define mmDIG6_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2
#define mmDIG6_DIG_FIFO_STATUS                                                                         0x1e84
#define mmDIG6_DIG_FIFO_STATUS_BASE_IDX                                                                2
#define mmDIG6_HDMI_CONTROL                                                                            0x1e87
#define mmDIG6_HDMI_CONTROL_BASE_IDX                                                                   2
#define mmDIG6_HDMI_STATUS                                                                             0x1e88
#define mmDIG6_HDMI_STATUS_BASE_IDX                                                                    2
#define mmDIG6_HDMI_AUDIO_PACKET_CONTROL                                                               0x1e89
#define mmDIG6_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG6_HDMI_ACR_PACKET_CONTROL                                                                 0x1e8a
#define mmDIG6_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG6_HDMI_VBI_PACKET_CONTROL                                                                 0x1e8b
#define mmDIG6_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG6_HDMI_INFOFRAME_CONTROL0                                                                 0x1e8c
#define mmDIG6_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG6_HDMI_INFOFRAME_CONTROL1                                                                 0x1e8d
#define mmDIG6_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2
#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL0                                                            0x1e8e
#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2
#define mmDIG6_AFMT_INTERRUPT_STATUS                                                                   0x1e8f
#define mmDIG6_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2
#define mmDIG6_HDMI_GC                                                                                 0x1e91
#define mmDIG6_HDMI_GC_BASE_IDX                                                                        2
#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL2                                                              0x1e92
#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2
#define mmDIG6_AFMT_ISRC1_0                                                                            0x1e93
#define mmDIG6_AFMT_ISRC1_0_BASE_IDX                                                                   2
#define mmDIG6_AFMT_ISRC1_1                                                                            0x1e94
#define mmDIG6_AFMT_ISRC1_1_BASE_IDX                                                                   2
#define mmDIG6_AFMT_ISRC1_2                                                                            0x1e95
#define mmDIG6_AFMT_ISRC1_2_BASE_IDX                                                                   2
#define mmDIG6_AFMT_ISRC1_3                                                                            0x1e96
#define mmDIG6_AFMT_ISRC1_3_BASE_IDX                                                                   2
#define mmDIG6_AFMT_ISRC1_4                                                                            0x1e97
#define mmDIG6_AFMT_ISRC1_4_BASE_IDX                                                                   2
#define mmDIG6_AFMT_ISRC2_0                                                                            0x1e98
#define mmDIG6_AFMT_ISRC2_0_BASE_IDX                                                                   2
#define mmDIG6_AFMT_ISRC2_1                                                                            0x1e99
#define mmDIG6_AFMT_ISRC2_1_BASE_IDX                                                                   2
#define mmDIG6_AFMT_ISRC2_2                                                                            0x1e9a
#define mmDIG6_AFMT_ISRC2_2_BASE_IDX                                                                   2
#define mmDIG6_AFMT_ISRC2_3                                                                            0x1e9b
#define mmDIG6_AFMT_ISRC2_3_BASE_IDX                                                                   2
#define mmDIG6_AFMT_AVI_INFO0                                                                          0x1e9c
#define mmDIG6_AFMT_AVI_INFO0_BASE_IDX                                                                 2
#define mmDIG6_AFMT_AVI_INFO1                                                                          0x1e9d
#define mmDIG6_AFMT_AVI_INFO1_BASE_IDX                                                                 2
#define mmDIG6_AFMT_AVI_INFO2                                                                          0x1e9e
#define mmDIG6_AFMT_AVI_INFO2_BASE_IDX                                                                 2
#define mmDIG6_AFMT_AVI_INFO3                                                                          0x1e9f
#define mmDIG6_AFMT_AVI_INFO3_BASE_IDX                                                                 2
#define mmDIG6_AFMT_MPEG_INFO0                                                                         0x1ea0
#define mmDIG6_AFMT_MPEG_INFO0_BASE_IDX                                                                2
#define mmDIG6_AFMT_MPEG_INFO1                                                                         0x1ea1
#define mmDIG6_AFMT_MPEG_INFO1_BASE_IDX                                                                2
#define mmDIG6_AFMT_GENERIC_HDR                                                                        0x1ea2
#define mmDIG6_AFMT_GENERIC_HDR_BASE_IDX                                                               2
#define mmDIG6_AFMT_GENERIC_0                                                                          0x1ea3
#define mmDIG6_AFMT_GENERIC_0_BASE_IDX                                                                 2
#define mmDIG6_AFMT_GENERIC_1                                                                          0x1ea4
#define mmDIG6_AFMT_GENERIC_1_BASE_IDX                                                                 2
#define mmDIG6_AFMT_GENERIC_2                                                                          0x1ea5
#define mmDIG6_AFMT_GENERIC_2_BASE_IDX                                                                 2
#define mmDIG6_AFMT_GENERIC_3                                                                          0x1ea6
#define mmDIG6_AFMT_GENERIC_3_BASE_IDX                                                                 2
#define mmDIG6_AFMT_GENERIC_4                                                                          0x1ea7
#define mmDIG6_AFMT_GENERIC_4_BASE_IDX                                                                 2
#define mmDIG6_AFMT_GENERIC_5                                                                          0x1ea8
#define mmDIG6_AFMT_GENERIC_5_BASE_IDX                                                                 2
#define mmDIG6_AFMT_GENERIC_6                                                                          0x1ea9
#define mmDIG6_AFMT_GENERIC_6_BASE_IDX                                                                 2
#define mmDIG6_AFMT_GENERIC_7                                                                          0x1eaa
#define mmDIG6_AFMT_GENERIC_7_BASE_IDX                                                                 2
#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL1                                                            0x1eab
#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2
#define mmDIG6_HDMI_ACR_32_0                                                                           0x1eac
#define mmDIG6_HDMI_ACR_32_0_BASE_IDX                                                                  2
#define mmDIG6_HDMI_ACR_32_1                                                                           0x1ead
#define mmDIG6_HDMI_ACR_32_1_BASE_IDX                                                                  2
#define mmDIG6_HDMI_ACR_44_0                                                                           0x1eae
#define mmDIG6_HDMI_ACR_44_0_BASE_IDX                                                                  2
#define mmDIG6_HDMI_ACR_44_1                                                                           0x1eaf
#define mmDIG6_HDMI_ACR_44_1_BASE_IDX                                                                  2
#define mmDIG6_HDMI_ACR_48_0                                                                           0x1eb0
#define mmDIG6_HDMI_ACR_48_0_BASE_IDX                                                                  2
#define mmDIG6_HDMI_ACR_48_1                                                                           0x1eb1
#define mmDIG6_HDMI_ACR_48_1_BASE_IDX                                                                  2
#define mmDIG6_HDMI_ACR_STATUS_0                                                                       0x1eb2
#define mmDIG6_HDMI_ACR_STATUS_0_BASE_IDX                                                              2
#define mmDIG6_HDMI_ACR_STATUS_1                                                                       0x1eb3
#define mmDIG6_HDMI_ACR_STATUS_1_BASE_IDX                                                              2
#define mmDIG6_AFMT_AUDIO_INFO0                                                                        0x1eb4
#define mmDIG6_AFMT_AUDIO_INFO0_BASE_IDX                                                               2
#define mmDIG6_AFMT_AUDIO_INFO1                                                                        0x1eb5
#define mmDIG6_AFMT_AUDIO_INFO1_BASE_IDX                                                               2
#define mmDIG6_AFMT_60958_0                                                                            0x1eb6
#define mmDIG6_AFMT_60958_0_BASE_IDX                                                                   2
#define mmDIG6_AFMT_60958_1                                                                            0x1eb7
#define mmDIG6_AFMT_60958_1_BASE_IDX                                                                   2
#define mmDIG6_AFMT_AUDIO_CRC_CONTROL                                                                  0x1eb8
#define mmDIG6_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2
#define mmDIG6_AFMT_RAMP_CONTROL0                                                                      0x1eb9
#define mmDIG6_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2
#define mmDIG6_AFMT_RAMP_CONTROL1                                                                      0x1eba
#define mmDIG6_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2
#define mmDIG6_AFMT_RAMP_CONTROL2                                                                      0x1ebb
#define mmDIG6_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2
#define mmDIG6_AFMT_RAMP_CONTROL3                                                                      0x1ebc
#define mmDIG6_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2
#define mmDIG6_AFMT_60958_2                                                                            0x1ebd
#define mmDIG6_AFMT_60958_2_BASE_IDX                                                                   2
#define mmDIG6_AFMT_AUDIO_CRC_RESULT                                                                   0x1ebe
#define mmDIG6_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2
#define mmDIG6_AFMT_STATUS                                                                             0x1ebf
#define mmDIG6_AFMT_STATUS_BASE_IDX                                                                    2
#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL                                                               0x1ec0
#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2
#define mmDIG6_AFMT_VBI_PACKET_CONTROL                                                                 0x1ec1
#define mmDIG6_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2
#define mmDIG6_AFMT_INFOFRAME_CONTROL0                                                                 0x1ec2
#define mmDIG6_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2
#define mmDIG6_AFMT_AUDIO_SRC_CONTROL                                                                  0x1ec3
#define mmDIG6_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2
#define mmDIG6_DIG_BE_CNTL                                                                             0x1ec5
#define mmDIG6_DIG_BE_CNTL_BASE_IDX                                                                    2
#define mmDIG6_DIG_BE_EN_CNTL                                                                          0x1ec6
#define mmDIG6_DIG_BE_EN_CNTL_BASE_IDX                                                                 2
#define mmDIG6_TMDS_CNTL                                                                               0x1ee9
#define mmDIG6_TMDS_CNTL_BASE_IDX                                                                      2
#define mmDIG6_TMDS_CONTROL_CHAR                                                                       0x1eea
#define mmDIG6_TMDS_CONTROL_CHAR_BASE_IDX                                                              2
#define mmDIG6_TMDS_CONTROL0_FEEDBACK                                                                  0x1eeb
#define mmDIG6_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2
#define mmDIG6_TMDS_STEREOSYNC_CTL_SEL                                                                 0x1eec
#define mmDIG6_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2
#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x1eed
#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2
#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x1eee
#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2
#define mmDIG6_TMDS_CTL_BITS                                                                           0x1ef0
#define mmDIG6_TMDS_CTL_BITS_BASE_IDX                                                                  2
#define mmDIG6_TMDS_DCBALANCER_CONTROL                                                                 0x1ef1
#define mmDIG6_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2
#define mmDIG6_TMDS_CTL0_1_GEN_CNTL                                                                    0x1ef3
#define mmDIG6_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG6_TMDS_CTL2_3_GEN_CNTL                                                                    0x1ef4
#define mmDIG6_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2
#define mmDIG6_DIG_VERSION                                                                             0x1ef6
#define mmDIG6_DIG_VERSION_BASE_IDX                                                                    2
#define mmDIG6_DIG_LANE_ENABLE                                                                         0x1ef7
#define mmDIG6_DIG_LANE_ENABLE_BASE_IDX                                                                2
#define mmDIG6_AFMT_CNTL                                                                               0x1efc
#define mmDIG6_AFMT_CNTL_BASE_IDX                                                                      2


// addressBlock: dce_dc_dp6_dispdec
// base address: 0x1800
#define mmDP6_DP_LINK_CNTL                                                                             0x1f1e
#define mmDP6_DP_LINK_CNTL_BASE_IDX                                                                    2
#define mmDP6_DP_PIXEL_FORMAT                                                                          0x1f1f
#define mmDP6_DP_PIXEL_FORMAT_BASE_IDX                                                                 2
#define mmDP6_DP_MSA_COLORIMETRY                                                                       0x1f20
#define mmDP6_DP_MSA_COLORIMETRY_BASE_IDX                                                              2
#define mmDP6_DP_CONFIG                                                                                0x1f21
#define mmDP6_DP_CONFIG_BASE_IDX                                                                       2
#define mmDP6_DP_VID_STREAM_CNTL                                                                       0x1f22
#define mmDP6_DP_VID_STREAM_CNTL_BASE_IDX                                                              2
#define mmDP6_DP_STEER_FIFO                                                                            0x1f23
#define mmDP6_DP_STEER_FIFO_BASE_IDX                                                                   2
#define mmDP6_DP_MSA_MISC                                                                              0x1f24
#define mmDP6_DP_MSA_MISC_BASE_IDX                                                                     2
#define mmDP6_DP_VID_TIMING                                                                            0x1f26
#define mmDP6_DP_VID_TIMING_BASE_IDX                                                                   2
#define mmDP6_DP_VID_N                                                                                 0x1f27
#define mmDP6_DP_VID_N_BASE_IDX                                                                        2
#define mmDP6_DP_VID_M                                                                                 0x1f28
#define mmDP6_DP_VID_M_BASE_IDX                                                                        2
#define mmDP6_DP_LINK_FRAMING_CNTL                                                                     0x1f29
#define mmDP6_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2
#define mmDP6_DP_HBR2_EYE_PATTERN                                                                      0x1f2a
#define mmDP6_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2
#define mmDP6_DP_VID_MSA_VBID                                                                          0x1f2b
#define mmDP6_DP_VID_MSA_VBID_BASE_IDX                                                                 2
#define mmDP6_DP_VID_INTERRUPT_CNTL                                                                    0x1f2c
#define mmDP6_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2
#define mmDP6_DP_DPHY_CNTL                                                                             0x1f2d
#define mmDP6_DP_DPHY_CNTL_BASE_IDX                                                                    2
#define mmDP6_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x1f2e
#define mmDP6_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2
#define mmDP6_DP_DPHY_SYM0                                                                             0x1f2f
#define mmDP6_DP_DPHY_SYM0_BASE_IDX                                                                    2
#define mmDP6_DP_DPHY_SYM1                                                                             0x1f30
#define mmDP6_DP_DPHY_SYM1_BASE_IDX                                                                    2
#define mmDP6_DP_DPHY_SYM2                                                                             0x1f31
#define mmDP6_DP_DPHY_SYM2_BASE_IDX                                                                    2
#define mmDP6_DP_DPHY_8B10B_CNTL                                                                       0x1f32
#define mmDP6_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2
#define mmDP6_DP_DPHY_PRBS_CNTL                                                                        0x1f33
#define mmDP6_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2
#define mmDP6_DP_DPHY_SCRAM_CNTL                                                                       0x1f34
#define mmDP6_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2
#define mmDP6_DP_DPHY_CRC_EN                                                                           0x1f35
#define mmDP6_DP_DPHY_CRC_EN_BASE_IDX                                                                  2
#define mmDP6_DP_DPHY_CRC_CNTL                                                                         0x1f36
#define mmDP6_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2
#define mmDP6_DP_DPHY_CRC_RESULT                                                                       0x1f37
#define mmDP6_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2
#define mmDP6_DP_DPHY_CRC_MST_CNTL                                                                     0x1f38
#define mmDP6_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2
#define mmDP6_DP_DPHY_CRC_MST_STATUS                                                                   0x1f39
#define mmDP6_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2
#define mmDP6_DP_DPHY_FAST_TRAINING                                                                    0x1f3a
#define mmDP6_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2
#define mmDP6_DP_DPHY_FAST_TRAINING_STATUS                                                             0x1f3b
#define mmDP6_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2
#define mmDP6_DP_MSA_V_TIMING_OVERRIDE1                                                                0x1f3c
#define mmDP6_DP_MSA_V_TIMING_OVERRIDE1_BASE_IDX                                                       2
#define mmDP6_DP_MSA_V_TIMING_OVERRIDE2                                                                0x1f3d
#define mmDP6_DP_MSA_V_TIMING_OVERRIDE2_BASE_IDX                                                       2
#define mmDP6_DP_SEC_CNTL                                                                              0x1f41
#define mmDP6_DP_SEC_CNTL_BASE_IDX                                                                     2
#define mmDP6_DP_SEC_CNTL1                                                                             0x1f42
#define mmDP6_DP_SEC_CNTL1_BASE_IDX                                                                    2
#define mmDP6_DP_SEC_FRAMING1                                                                          0x1f43
#define mmDP6_DP_SEC_FRAMING1_BASE_IDX                                                                 2
#define mmDP6_DP_SEC_FRAMING2                                                                          0x1f44
#define mmDP6_DP_SEC_FRAMING2_BASE_IDX                                                                 2
#define mmDP6_DP_SEC_FRAMING3                                                                          0x1f45
#define mmDP6_DP_SEC_FRAMING3_BASE_IDX                                                                 2
#define mmDP6_DP_SEC_FRAMING4                                                                          0x1f46
#define mmDP6_DP_SEC_FRAMING4_BASE_IDX                                                                 2
#define mmDP6_DP_SEC_AUD_N                                                                             0x1f47
#define mmDP6_DP_SEC_AUD_N_BASE_IDX                                                                    2
#define mmDP6_DP_SEC_AUD_N_READBACK                                                                    0x1f48
#define mmDP6_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2
#define mmDP6_DP_SEC_AUD_M                                                                             0x1f49
#define mmDP6_DP_SEC_AUD_M_BASE_IDX                                                                    2
#define mmDP6_DP_SEC_AUD_M_READBACK                                                                    0x1f4a
#define mmDP6_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2
#define mmDP6_DP_SEC_TIMESTAMP                                                                         0x1f4b
#define mmDP6_DP_SEC_TIMESTAMP_BASE_IDX                                                                2
#define mmDP6_DP_SEC_PACKET_CNTL                                                                       0x1f4c
#define mmDP6_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2
#define mmDP6_DP_MSE_RATE_CNTL                                                                         0x1f4d
#define mmDP6_DP_MSE_RATE_CNTL_BASE_IDX                                                                2
#define mmDP6_DP_MSE_RATE_UPDATE                                                                       0x1f4f
#define mmDP6_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2
#define mmDP6_DP_MSE_SAT0                                                                              0x1f50
#define mmDP6_DP_MSE_SAT0_BASE_IDX                                                                     2
#define mmDP6_DP_MSE_SAT1                                                                              0x1f51
#define mmDP6_DP_MSE_SAT1_BASE_IDX                                                                     2
#define mmDP6_DP_MSE_SAT2                                                                              0x1f52
#define mmDP6_DP_MSE_SAT2_BASE_IDX                                                                     2
#define mmDP6_DP_MSE_SAT_UPDATE                                                                        0x1f53
#define mmDP6_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2
#define mmDP6_DP_MSE_LINK_TIMING                                                                       0x1f54
#define mmDP6_DP_MSE_LINK_TIMING_BASE_IDX                                                              2
#define mmDP6_DP_MSE_MISC_CNTL                                                                         0x1f55
#define mmDP6_DP_MSE_MISC_CNTL_BASE_IDX                                                                2
#define mmDP6_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x1f5a
#define mmDP6_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2
#define mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x1f5b
#define mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2
#define mmDP6_DP_MSE_SAT0_STATUS                                                                       0x1f5d
#define mmDP6_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2
#define mmDP6_DP_MSE_SAT1_STATUS                                                                       0x1f5e
#define mmDP6_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2
#define mmDP6_DP_MSE_SAT2_STATUS                                                                       0x1f5f
#define mmDP6_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2


// addressBlock: dce_dc_dcio_uniphy0_dispdec
// base address: 0x0
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x213e
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x213f
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2140
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2141
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2142
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2143
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2144
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2145
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2146
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2147
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2148
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2149
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x214a
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x214b
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x214c
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x214d
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x214e
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x214f
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2150
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2151
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2152
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2153
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2154
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2155
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2156
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2157
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2158
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2159
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x215a
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x215b
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x215c
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x215d
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x215e
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x215f
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2160
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2161
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2162
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2163
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2164
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2165
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2166
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2167
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2168
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2169
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x216a
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x216b
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x216c
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x216d
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x216e
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x216f
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2170
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2171
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2172
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2173
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2174
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2175
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2176
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2177
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2178
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2179
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x217a
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x217b
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x217c
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x217d
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x217e
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x217f
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2180
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2181
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x2182
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x2183
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x2184
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x2185
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2186
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2187
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2188
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2189
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x218a
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x218b
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x218c
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x218d
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x218e
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x218f
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2190
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2191
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x2192
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x2193
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x2194
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x2195
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2196
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2197
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2198
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2199
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x219a
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x219b
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x219c
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x219d
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x219e
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x219f
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x21a0
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x21a1
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x21a2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x21a3
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x21a4
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x21a5
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x21a6
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x21a7
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x21a8
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x21a9
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x21aa
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x21ab
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x21ac
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x21ad
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x21ae
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x21af
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x21b0
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x21b1
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x21b2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x21b3
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x21b4
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x21b5
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x21b6
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x21b7
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x21b8
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x21b9
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x21ba
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x21bb
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x21bc
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x21bd
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x21be
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x21bf
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x21c0
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x21c1
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x21c2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x21c3
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x21c4
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x21c5
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x21c6
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x21c7
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x21c8
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x21c9
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x21ca
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x21cb
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x21cc
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x21cd
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x21ce
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x21cf
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x21d0
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x21d1
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x21d2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x21d3
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x21d4
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x21d5
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x21d6
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x21d7
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x21d8
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x21d9
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x21da
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x21db
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x21dc
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x21dd
#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2


// addressBlock: dce_dc_dc_combophycmregs0_dispdec
// base address: 0x0
#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE1                                                              0x213e
#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE1_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE2                                                              0x213f
#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE2_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE3                                                              0x2140
#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE3_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM                                                     0x2141
#define mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2
#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT                                                       0x2142
#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT_BASE_IDX                                              2
#define mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL                                                            0x2143
#define mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL_BASE_IDX                                                   2
#define mmDC_COMBOPHYCMREGS0_COMMON_TMDP                                                               0x2144
#define mmDC_COMBOPHYCMREGS0_COMMON_TMDP_BASE_IDX                                                      2
#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS                                                        0x2145
#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS_BASE_IDX                                               2
#define mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL                                                      0x2146
#define mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1                                                          0x2147
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2                                                          0x2148
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3                                                          0x2149
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4                                                          0x214a
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5                                                          0x214b
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6                                                          0x214c
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7                                                          0x214d
#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7_BASE_IDX                                                 2


// addressBlock: dce_dc_dc_combophytxregs0_dispdec
// base address: 0x0
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0                                                  0x215e
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0                                                       0x215f
#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2160
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0                                                        0x2161
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0                                                        0x2162
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0                                                        0x2163
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0                                                        0x2164
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0                                                        0x2165
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0                                                        0x2166
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0                                                        0x2167
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0                                                        0x2168
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0                                                        0x2169
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0                                                        0x216a
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0                                                       0x216b
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0                                                       0x216c
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0                                                       0x216d
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1                                                  0x216e
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1                                                       0x216f
#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2170
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1                                                        0x2171
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1                                                        0x2172
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1                                                        0x2173
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1                                                        0x2174
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1                                                        0x2175
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1                                                        0x2176
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1                                                        0x2177
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1                                                        0x2178
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1                                                        0x2179
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1                                                        0x217a
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1                                                       0x217b
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1                                                       0x217c
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1                                                       0x217d
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2                                                  0x217e
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2                                                       0x217f
#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2180
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2                                                        0x2181
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2                                                        0x2182
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2                                                        0x2183
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2                                                        0x2184
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2                                                        0x2185
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2                                                        0x2186
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2                                                        0x2187
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2                                                        0x2188
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2                                                        0x2189
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2                                                        0x218a
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2                                                       0x218b
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2                                                       0x218c
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2                                                       0x218d
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3                                                  0x218e
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3                                                       0x218f
#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2190
#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3                                                        0x2191
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3                                                        0x2192
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3                                                        0x2193
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3                                                        0x2194
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3                                                        0x2195
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3                                                        0x2196
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3                                                        0x2197
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3                                                        0x2198
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3                                                        0x2199
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3                                                        0x219a
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3                                                       0x219b
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3                                                       0x219c
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3                                                       0x219d
#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3_BASE_IDX                                              2


// addressBlock: dce_dc_dc_combophypllregs0_dispdec
// base address: 0x0
#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0                                                               0x219e
#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1                                                               0x219f
#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2                                                               0x21a0
#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3                                                               0x21a1
#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE                                                           0x21a2
#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE_BASE_IDX                                                  2
#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE                                                             0x21a3
#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE_BASE_IDX                                                    2
#define mmDC_COMBOPHYPLLREGS0_CAL_CTRL                                                                 0x21a4
#define mmDC_COMBOPHYPLLREGS0_CAL_CTRL_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS0_LOOP_CTRL                                                                0x21a5
#define mmDC_COMBOPHYPLLREGS0_LOOP_CTRL_BASE_IDX                                                       2
#define mmDC_COMBOPHYPLLREGS0_VREG_CFG                                                                 0x21a7
#define mmDC_COMBOPHYPLLREGS0_VREG_CFG_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS0_OBSERVE0                                                                 0x21a8
#define mmDC_COMBOPHYPLLREGS0_OBSERVE0_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS0_OBSERVE1                                                                 0x21a9
#define mmDC_COMBOPHYPLLREGS0_OBSERVE1_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS0_DFT_OUT                                                                  0x21aa
#define mmDC_COMBOPHYPLLREGS0_DFT_OUT_BASE_IDX                                                         2


// addressBlock: dce_dc_dcio_uniphy1_dispdec
// base address: 0x320
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2206
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2207
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2208
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2209
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x220a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x220b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x220c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x220d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x220e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x220f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2210
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2211
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2212
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2213
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2214
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2215
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2216
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2217
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2218
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2219
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x221a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x221b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x221c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x221d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x221e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x221f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2220
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2221
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2222
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2223
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2224
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2225
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2226
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2227
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2228
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2229
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x222a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x222b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x222c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x222d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x222e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x222f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2230
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2231
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2232
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2233
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2234
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2235
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2236
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2237
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2238
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2239
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x223a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x223b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x223c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x223d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x223e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x223f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2240
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2241
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x2242
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x2243
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x2244
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x2245
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x2246
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x2247
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2248
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2249
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x224a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x224b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x224c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x224d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x224e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x224f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2250
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2251
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2252
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2253
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2254
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2255
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2256
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2257
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2258
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2259
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x225a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x225b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x225c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x225d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x225e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x225f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2260
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2261
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2262
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2263
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2264
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2265
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2266
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2267
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2268
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2269
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x226a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x226b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x226c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x226d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x226e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x226f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2270
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2271
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2272
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2273
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2274
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2275
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2276
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2277
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2278
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2279
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x227a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x227b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x227c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x227d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x227e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x227f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2280
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2281
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x2282
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x2283
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x2284
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x2285
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x2286
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x2287
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2288
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2289
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x228a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x228b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x228c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x228d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x228e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x228f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2290
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2291
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x2292
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x2293
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x2294
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x2295
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x2296
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x2297
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2298
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2299
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x229a
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x229b
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x229c
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x229d
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x229e
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x229f
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x22a0
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x22a1
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x22a2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x22a3
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x22a4
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x22a5
#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2


// addressBlock: dce_dc_dc_combophycmregs1_dispdec
// base address: 0x320
#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE1                                                              0x2206
#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE1_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE2                                                              0x2207
#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE2_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE3                                                              0x2208
#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE3_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM                                                     0x2209
#define mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2
#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT                                                       0x220a
#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT_BASE_IDX                                              2
#define mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL                                                            0x220b
#define mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL_BASE_IDX                                                   2
#define mmDC_COMBOPHYCMREGS1_COMMON_TMDP                                                               0x220c
#define mmDC_COMBOPHYCMREGS1_COMMON_TMDP_BASE_IDX                                                      2
#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS                                                        0x220d
#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS_BASE_IDX                                               2
#define mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL                                                      0x220e
#define mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1                                                          0x220f
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2                                                          0x2210
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3                                                          0x2211
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4                                                          0x2212
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5                                                          0x2213
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6                                                          0x2214
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7                                                          0x2215
#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7_BASE_IDX                                                 2


// addressBlock: dce_dc_dc_combophytxregs1_dispdec
// base address: 0x320
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0                                                  0x2226
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0                                                       0x2227
#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2228
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0                                                        0x2229
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0                                                        0x222a
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0                                                        0x222b
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0                                                        0x222c
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0                                                        0x222d
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0                                                        0x222e
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0                                                        0x222f
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0                                                        0x2230
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0                                                        0x2231
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0                                                        0x2232
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0                                                       0x2233
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0                                                       0x2234
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0                                                       0x2235
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1                                                  0x2236
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1                                                       0x2237
#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2238
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1                                                        0x2239
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1                                                        0x223a
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1                                                        0x223b
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1                                                        0x223c
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1                                                        0x223d
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1                                                        0x223e
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1                                                        0x223f
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1                                                        0x2240
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1                                                        0x2241
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1                                                        0x2242
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1                                                       0x2243
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1                                                       0x2244
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1                                                       0x2245
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2                                                  0x2246
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2                                                       0x2247
#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2248
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2                                                        0x2249
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2                                                        0x224a
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2                                                        0x224b
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2                                                        0x224c
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2                                                        0x224d
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2                                                        0x224e
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2                                                        0x224f
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2                                                        0x2250
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2                                                        0x2251
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2                                                        0x2252
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2                                                       0x2253
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2                                                       0x2254
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2                                                       0x2255
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3                                                  0x2256
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3                                                       0x2257
#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2258
#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3                                                        0x2259
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3                                                        0x225a
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3                                                        0x225b
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3                                                        0x225c
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3                                                        0x225d
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3                                                        0x225e
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3                                                        0x225f
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3                                                        0x2260
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3                                                        0x2261
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3                                                        0x2262
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3                                                       0x2263
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3                                                       0x2264
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3                                                       0x2265
#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3_BASE_IDX                                              2


// addressBlock: dce_dc_dc_combophypllregs1_dispdec
// base address: 0x320
#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0                                                               0x2266
#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1                                                               0x2267
#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2                                                               0x2268
#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3                                                               0x2269
#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE                                                           0x226a
#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE_BASE_IDX                                                  2
#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE                                                             0x226b
#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE_BASE_IDX                                                    2
#define mmDC_COMBOPHYPLLREGS1_CAL_CTRL                                                                 0x226c
#define mmDC_COMBOPHYPLLREGS1_CAL_CTRL_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS1_LOOP_CTRL                                                                0x226d
#define mmDC_COMBOPHYPLLREGS1_LOOP_CTRL_BASE_IDX                                                       2
#define mmDC_COMBOPHYPLLREGS1_VREG_CFG                                                                 0x226f
#define mmDC_COMBOPHYPLLREGS1_VREG_CFG_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS1_OBSERVE0                                                                 0x2270
#define mmDC_COMBOPHYPLLREGS1_OBSERVE0_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS1_OBSERVE1                                                                 0x2271
#define mmDC_COMBOPHYPLLREGS1_OBSERVE1_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS1_DFT_OUT                                                                  0x2272
#define mmDC_COMBOPHYPLLREGS1_DFT_OUT_BASE_IDX                                                         2


// addressBlock: dce_dc_dcio_uniphy2_dispdec
// base address: 0x640
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x22ce
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x22cf
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x22d0
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x22d1
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x22d2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x22d3
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x22d4
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x22d5
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x22d6
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x22d7
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x22d8
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x22d9
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x22da
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x22db
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x22dc
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x22dd
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x22de
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x22df
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x22e0
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x22e1
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x22e2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x22e3
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x22e4
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x22e5
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x22e6
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x22e7
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x22e8
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x22e9
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x22ea
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x22eb
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x22ec
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x22ed
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x22ee
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x22ef
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x22f0
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x22f1
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x22f2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x22f3
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x22f4
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x22f5
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x22f6
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x22f7
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x22f8
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x22f9
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x22fa
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x22fb
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x22fc
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x22fd
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x22fe
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x22ff
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2300
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2301
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2302
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2303
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2304
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2305
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2306
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2307
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2308
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2309
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x230a
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x230b
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x230c
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x230d
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x230e
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x230f
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2310
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2311
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x2312
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x2313
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x2314
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x2315
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2316
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2317
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2318
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2319
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x231a
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x231b
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x231c
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x231d
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x231e
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x231f
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2320
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2321
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x2322
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x2323
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x2324
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x2325
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2326
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2327
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2328
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2329
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x232a
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x232b
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x232c
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x232d
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x232e
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x232f
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2330
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2331
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x2332
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x2333
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x2334
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x2335
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x2336
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x2337
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2338
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2339
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x233a
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x233b
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x233c
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x233d
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x233e
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x233f
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2340
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2341
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x2342
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x2343
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x2344
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x2345
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x2346
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x2347
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2348
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2349
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x234a
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x234b
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x234c
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x234d
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x234e
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x234f
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2350
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2351
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x2352
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x2353
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x2354
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x2355
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x2356
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x2357
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2358
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2359
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x235a
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x235b
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x235c
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x235d
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x235e
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x235f
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2360
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2361
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x2362
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x2363
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x2364
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x2365
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x2366
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x2367
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2368
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2369
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x236a
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x236b
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x236c
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x236d
#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2


// addressBlock: dce_dc_dc_combophycmregs2_dispdec
// base address: 0x640
#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE1                                                              0x22ce
#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE1_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE2                                                              0x22cf
#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE2_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE3                                                              0x22d0
#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE3_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM                                                     0x22d1
#define mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2
#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT                                                       0x22d2
#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT_BASE_IDX                                              2
#define mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL                                                            0x22d3
#define mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL_BASE_IDX                                                   2
#define mmDC_COMBOPHYCMREGS2_COMMON_TMDP                                                               0x22d4
#define mmDC_COMBOPHYCMREGS2_COMMON_TMDP_BASE_IDX                                                      2
#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS                                                        0x22d5
#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS_BASE_IDX                                               2
#define mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL                                                      0x22d6
#define mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1                                                          0x22d7
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2                                                          0x22d8
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3                                                          0x22d9
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4                                                          0x22da
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5                                                          0x22db
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6                                                          0x22dc
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7                                                          0x22dd
#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7_BASE_IDX                                                 2


// addressBlock: dce_dc_dc_combophytxregs2_dispdec
// base address: 0x640
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0                                                  0x22ee
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0                                                       0x22ef
#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x22f0
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0                                                        0x22f1
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0                                                        0x22f2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0                                                        0x22f3
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0                                                        0x22f4
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0                                                        0x22f5
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0                                                        0x22f6
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0                                                        0x22f7
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0                                                        0x22f8
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0                                                        0x22f9
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0                                                        0x22fa
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0                                                       0x22fb
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0                                                       0x22fc
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0                                                       0x22fd
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1                                                  0x22fe
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1                                                       0x22ff
#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2300
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1                                                        0x2301
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1                                                        0x2302
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1                                                        0x2303
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1                                                        0x2304
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1                                                        0x2305
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1                                                        0x2306
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1                                                        0x2307
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1                                                        0x2308
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1                                                        0x2309
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1                                                        0x230a
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1                                                       0x230b
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1                                                       0x230c
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1                                                       0x230d
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2                                                  0x230e
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2                                                       0x230f
#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2310
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2                                                        0x2311
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2                                                        0x2312
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2                                                        0x2313
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2                                                        0x2314
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2                                                        0x2315
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2                                                        0x2316
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2                                                        0x2317
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2                                                        0x2318
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2                                                        0x2319
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2                                                        0x231a
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2                                                       0x231b
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2                                                       0x231c
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2                                                       0x231d
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3                                                  0x231e
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3                                                       0x231f
#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2320
#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3                                                        0x2321
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3                                                        0x2322
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3                                                        0x2323
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3                                                        0x2324
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3                                                        0x2325
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3                                                        0x2326
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3                                                        0x2327
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3                                                        0x2328
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3                                                        0x2329
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3                                                        0x232a
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3                                                       0x232b
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3                                                       0x232c
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3                                                       0x232d
#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3_BASE_IDX                                              2


// addressBlock: dce_dc_dc_combophypllregs2_dispdec
// base address: 0x640
#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0                                                               0x232e
#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1                                                               0x232f
#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2                                                               0x2330
#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3                                                               0x2331
#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE                                                           0x2332
#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE_BASE_IDX                                                  2
#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE                                                             0x2333
#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE_BASE_IDX                                                    2
#define mmDC_COMBOPHYPLLREGS2_CAL_CTRL                                                                 0x2334
#define mmDC_COMBOPHYPLLREGS2_CAL_CTRL_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS2_LOOP_CTRL                                                                0x2335
#define mmDC_COMBOPHYPLLREGS2_LOOP_CTRL_BASE_IDX                                                       2
#define mmDC_COMBOPHYPLLREGS2_VREG_CFG                                                                 0x2337
#define mmDC_COMBOPHYPLLREGS2_VREG_CFG_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS2_OBSERVE0                                                                 0x2338
#define mmDC_COMBOPHYPLLREGS2_OBSERVE0_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS2_OBSERVE1                                                                 0x2339
#define mmDC_COMBOPHYPLLREGS2_OBSERVE1_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS2_DFT_OUT                                                                  0x233a
#define mmDC_COMBOPHYPLLREGS2_DFT_OUT_BASE_IDX                                                         2


// addressBlock: dce_dc_dcio_uniphy3_dispdec
// base address: 0x960
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2396
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2397
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2398
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2399
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x239a
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x239b
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x239c
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x239d
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x239e
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x239f
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x23a0
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x23a1
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x23a2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x23a3
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x23a4
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x23a5
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x23a6
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x23a7
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x23a8
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x23a9
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x23aa
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x23ab
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x23ac
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x23ad
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x23ae
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x23af
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x23b0
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x23b1
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x23b2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x23b3
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x23b4
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x23b5
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x23b6
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x23b7
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x23b8
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x23b9
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x23ba
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x23bb
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x23bc
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x23bd
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x23be
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x23bf
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x23c0
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x23c1
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x23c2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x23c3
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x23c4
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x23c5
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x23c6
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x23c7
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x23c8
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x23c9
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x23ca
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x23cb
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x23cc
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x23cd
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x23ce
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x23cf
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x23d0
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x23d1
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x23d2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x23d3
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x23d4
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x23d5
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x23d6
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x23d7
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x23d8
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x23d9
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x23da
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x23db
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x23dc
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x23dd
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x23de
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x23df
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x23e0
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x23e1
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x23e2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x23e3
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x23e4
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x23e5
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x23e6
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x23e7
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x23e8
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x23e9
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x23ea
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x23eb
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x23ec
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x23ed
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x23ee
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x23ef
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x23f0
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x23f1
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x23f2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x23f3
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x23f4
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x23f5
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x23f6
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x23f7
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x23f8
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x23f9
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x23fa
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x23fb
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x23fc
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x23fd
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x23fe
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x23ff
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2400
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2401
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2402
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2403
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2404
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2405
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2406
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2407
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2408
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2409
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x240a
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x240b
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x240c
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x240d
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x240e
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x240f
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2410
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2411
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x2412
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x2413
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x2414
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x2415
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x2416
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x2417
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2418
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2419
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x241a
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x241b
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x241c
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x241d
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x241e
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x241f
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2420
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2421
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x2422
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x2423
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x2424
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x2425
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x2426
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x2427
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2428
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2429
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x242a
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x242b
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x242c
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x242d
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x242e
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x242f
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2430
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2431
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x2432
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x2433
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x2434
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x2435
#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2


// addressBlock: dce_dc_dc_combophycmregs3_dispdec
// base address: 0x960
#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE1                                                              0x2396
#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE1_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE2                                                              0x2397
#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE2_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE3                                                              0x2398
#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE3_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM                                                     0x2399
#define mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2
#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT                                                       0x239a
#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT_BASE_IDX                                              2
#define mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL                                                            0x239b
#define mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL_BASE_IDX                                                   2
#define mmDC_COMBOPHYCMREGS3_COMMON_TMDP                                                               0x239c
#define mmDC_COMBOPHYCMREGS3_COMMON_TMDP_BASE_IDX                                                      2
#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS                                                        0x239d
#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS_BASE_IDX                                               2
#define mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL                                                      0x239e
#define mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1                                                          0x239f
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2                                                          0x23a0
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3                                                          0x23a1
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4                                                          0x23a2
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5                                                          0x23a3
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6                                                          0x23a4
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7                                                          0x23a5
#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7_BASE_IDX                                                 2


// addressBlock: dce_dc_dc_combophytxregs3_dispdec
// base address: 0x960
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0                                                  0x23b6
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0                                                       0x23b7
#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x23b8
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0                                                        0x23b9
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0                                                        0x23ba
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0                                                        0x23bb
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0                                                        0x23bc
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0                                                        0x23bd
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0                                                        0x23be
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0                                                        0x23bf
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0                                                        0x23c0
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0                                                        0x23c1
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0                                                        0x23c2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0                                                       0x23c3
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0                                                       0x23c4
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0                                                       0x23c5
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1                                                  0x23c6
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1                                                       0x23c7
#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x23c8
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1                                                        0x23c9
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1                                                        0x23ca
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1                                                        0x23cb
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1                                                        0x23cc
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1                                                        0x23cd
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1                                                        0x23ce
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1                                                        0x23cf
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1                                                        0x23d0
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1                                                        0x23d1
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1                                                        0x23d2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1                                                       0x23d3
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1                                                       0x23d4
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1                                                       0x23d5
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2                                                  0x23d6
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2                                                       0x23d7
#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x23d8
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2                                                        0x23d9
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2                                                        0x23da
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2                                                        0x23db
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2                                                        0x23dc
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2                                                        0x23dd
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2                                                        0x23de
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2                                                        0x23df
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2                                                        0x23e0
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2                                                        0x23e1
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2                                                        0x23e2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2                                                       0x23e3
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2                                                       0x23e4
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2                                                       0x23e5
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3                                                  0x23e6
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3                                                       0x23e7
#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x23e8
#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3                                                        0x23e9
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3                                                        0x23ea
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3                                                        0x23eb
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3                                                        0x23ec
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3                                                        0x23ed
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3                                                        0x23ee
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3                                                        0x23ef
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3                                                        0x23f0
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3                                                        0x23f1
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3                                                        0x23f2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3                                                       0x23f3
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3                                                       0x23f4
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3                                                       0x23f5
#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3_BASE_IDX                                              2


// addressBlock: dce_dc_dc_combophypllregs3_dispdec
// base address: 0x960
#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0                                                               0x23f6
#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1                                                               0x23f7
#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2                                                               0x23f8
#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3                                                               0x23f9
#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE                                                           0x23fa
#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE_BASE_IDX                                                  2
#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE                                                             0x23fb
#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE_BASE_IDX                                                    2
#define mmDC_COMBOPHYPLLREGS3_CAL_CTRL                                                                 0x23fc
#define mmDC_COMBOPHYPLLREGS3_CAL_CTRL_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS3_LOOP_CTRL                                                                0x23fd
#define mmDC_COMBOPHYPLLREGS3_LOOP_CTRL_BASE_IDX                                                       2
#define mmDC_COMBOPHYPLLREGS3_VREG_CFG                                                                 0x23ff
#define mmDC_COMBOPHYPLLREGS3_VREG_CFG_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS3_OBSERVE0                                                                 0x2400
#define mmDC_COMBOPHYPLLREGS3_OBSERVE0_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS3_OBSERVE1                                                                 0x2401
#define mmDC_COMBOPHYPLLREGS3_OBSERVE1_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS3_DFT_OUT                                                                  0x2402
#define mmDC_COMBOPHYPLLREGS3_DFT_OUT_BASE_IDX                                                         2


// addressBlock: dce_dc_dcio_uniphy4_dispdec
// base address: 0xc80
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x245e
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x245f
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2460
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2461
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2462
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2463
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2464
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2465
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2466
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2467
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2468
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2469
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x246a
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x246b
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x246c
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x246d
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x246e
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x246f
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2470
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2471
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2472
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2473
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2474
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2475
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2476
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2477
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2478
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2479
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x247a
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x247b
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x247c
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x247d
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x247e
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x247f
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2480
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2481
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2482
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2483
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2484
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2485
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2486
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2487
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2488
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2489
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x248a
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x248b
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x248c
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x248d
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x248e
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x248f
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2490
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2491
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2492
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2493
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2494
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2495
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2496
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2497
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2498
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2499
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x249a
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x249b
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x249c
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x249d
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x249e
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x249f
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x24a0
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x24a1
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x24a2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x24a3
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x24a4
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x24a5
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x24a6
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x24a7
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x24a8
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x24a9
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x24aa
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x24ab
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x24ac
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x24ad
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x24ae
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x24af
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x24b0
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x24b1
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x24b2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x24b3
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x24b4
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x24b5
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x24b6
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x24b7
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x24b8
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x24b9
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x24ba
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x24bb
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x24bc
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x24bd
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x24be
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x24bf
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x24c0
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x24c1
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x24c2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x24c3
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x24c4
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x24c5
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x24c6
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x24c7
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x24c8
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x24c9
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x24ca
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x24cb
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x24cc
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x24cd
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x24ce
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x24cf
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x24d0
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x24d1
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x24d2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x24d3
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x24d4
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x24d5
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x24d6
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x24d7
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x24d8
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x24d9
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x24da
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x24db
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x24dc
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x24dd
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x24de
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x24df
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x24e0
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x24e1
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x24e2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x24e3
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x24e4
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x24e5
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x24e6
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x24e7
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x24e8
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x24e9
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x24ea
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x24eb
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x24ec
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x24ed
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x24ee
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x24ef
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x24f0
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x24f1
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x24f2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x24f3
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x24f4
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x24f5
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x24f6
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x24f7
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x24f8
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x24f9
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x24fa
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x24fb
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x24fc
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x24fd
#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2


// addressBlock: dce_dc_dc_combophycmregs4_dispdec
// base address: 0xc80
#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE1                                                              0x245e
#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE1_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE2                                                              0x245f
#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE2_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE3                                                              0x2460
#define mmDC_COMBOPHYCMREGS4_COMMON_FUSE3_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS4_COMMON_MAR_DEEMPH_NOM                                                     0x2461
#define mmDC_COMBOPHYCMREGS4_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2
#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_PWRMGMT                                                       0x2462
#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_PWRMGMT_BASE_IDX                                              2
#define mmDC_COMBOPHYCMREGS4_COMMON_TXCNTRL                                                            0x2463
#define mmDC_COMBOPHYCMREGS4_COMMON_TXCNTRL_BASE_IDX                                                   2
#define mmDC_COMBOPHYCMREGS4_COMMON_TMDP                                                               0x2464
#define mmDC_COMBOPHYCMREGS4_COMMON_TMDP_BASE_IDX                                                      2
#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_RESETS                                                        0x2465
#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_RESETS_BASE_IDX                                               2
#define mmDC_COMBOPHYCMREGS4_COMMON_ZCALCODE_CTRL                                                      0x2466
#define mmDC_COMBOPHYCMREGS4_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU1                                                          0x2467
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU1_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU2                                                          0x2468
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU2_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU3                                                          0x2469
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU3_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU4                                                          0x246a
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU4_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU5                                                          0x246b
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU5_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU6                                                          0x246c
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU6_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU7                                                          0x246d
#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU7_BASE_IDX                                                 2


// addressBlock: dce_dc_dc_combophytxregs4_dispdec
// base address: 0xc80
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE0                                                  0x247e
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE0                                                       0x247f
#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2480
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE0                                                        0x2481
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE0                                                        0x2482
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE0                                                        0x2483
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE0                                                        0x2484
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE0                                                        0x2485
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE0                                                        0x2486
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE0                                                        0x2487
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE0                                                        0x2488
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE0                                                        0x2489
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE0                                                        0x248a
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE0                                                       0x248b
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE0                                                       0x248c
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE0                                                       0x248d
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE1                                                  0x248e
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE1                                                       0x248f
#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2490
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE1                                                        0x2491
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE1                                                        0x2492
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE1                                                        0x2493
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE1                                                        0x2494
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE1                                                        0x2495
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE1                                                        0x2496
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE1                                                        0x2497
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE1                                                        0x2498
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE1                                                        0x2499
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE1                                                        0x249a
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE1                                                       0x249b
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE1                                                       0x249c
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE1                                                       0x249d
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE2                                                  0x249e
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE2                                                       0x249f
#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x24a0
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE2                                                        0x24a1
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE2                                                        0x24a2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE2                                                        0x24a3
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE2                                                        0x24a4
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE2                                                        0x24a5
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE2                                                        0x24a6
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE2                                                        0x24a7
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE2                                                        0x24a8
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE2                                                        0x24a9
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE2                                                        0x24aa
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE2                                                       0x24ab
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE2                                                       0x24ac
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE2                                                       0x24ad
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE3                                                  0x24ae
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE3                                                       0x24af
#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x24b0
#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE3                                                        0x24b1
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE3                                                        0x24b2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE3                                                        0x24b3
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE3                                                        0x24b4
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE3                                                        0x24b5
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE3                                                        0x24b6
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE3                                                        0x24b7
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE3                                                        0x24b8
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE3                                                        0x24b9
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE3                                                        0x24ba
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE3                                                       0x24bb
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE3                                                       0x24bc
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE3                                                       0x24bd
#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE3_BASE_IDX                                              2


// addressBlock: dce_dc_dc_combophypllregs4_dispdec
// base address: 0xc80
#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL0                                                               0x24be
#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL0_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL1                                                               0x24bf
#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL1_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL2                                                               0x24c0
#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL2_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL3                                                               0x24c1
#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL3_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_COARSE                                                           0x24c2
#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_COARSE_BASE_IDX                                                  2
#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_FINE                                                             0x24c3
#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_FINE_BASE_IDX                                                    2
#define mmDC_COMBOPHYPLLREGS4_CAL_CTRL                                                                 0x24c4
#define mmDC_COMBOPHYPLLREGS4_CAL_CTRL_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS4_LOOP_CTRL                                                                0x24c5
#define mmDC_COMBOPHYPLLREGS4_LOOP_CTRL_BASE_IDX                                                       2
#define mmDC_COMBOPHYPLLREGS4_VREG_CFG                                                                 0x24c7
#define mmDC_COMBOPHYPLLREGS4_VREG_CFG_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS4_OBSERVE0                                                                 0x24c8
#define mmDC_COMBOPHYPLLREGS4_OBSERVE0_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS4_OBSERVE1                                                                 0x24c9
#define mmDC_COMBOPHYPLLREGS4_OBSERVE1_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS4_DFT_OUT                                                                  0x24ca
#define mmDC_COMBOPHYPLLREGS4_DFT_OUT_BASE_IDX                                                         2


// addressBlock: dce_dc_dcio_uniphy5_dispdec
// base address: 0xfa0
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2526
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2527
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2528
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2529
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x252a
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x252b
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x252c
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x252d
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x252e
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x252f
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2530
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2531
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2532
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2533
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2534
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2535
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2536
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2537
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2538
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2539
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x253a
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x253b
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x253c
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x253d
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x253e
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x253f
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2540
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2541
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2542
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2543
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2544
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2545
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2546
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2547
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2548
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2549
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x254a
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x254b
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x254c
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x254d
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x254e
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x254f
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2550
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2551
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2552
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2553
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2554
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2555
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2556
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2557
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2558
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2559
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x255a
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x255b
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x255c
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x255d
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x255e
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x255f
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2560
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2561
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x2562
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x2563
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x2564
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x2565
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x2566
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x2567
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2568
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2569
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x256a
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x256b
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x256c
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x256d
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x256e
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x256f
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2570
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2571
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2572
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2573
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2574
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2575
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2576
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2577
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2578
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2579
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x257a
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x257b
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x257c
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x257d
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x257e
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x257f
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2580
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2581
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2582
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2583
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2584
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2585
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2586
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2587
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2588
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2589
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x258a
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x258b
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x258c
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x258d
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x258e
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x258f
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2590
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2591
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2592
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2593
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2594
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2595
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2596
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2597
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2598
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2599
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x259a
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x259b
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x259c
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x259d
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x259e
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x259f
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x25a0
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x25a1
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x25a2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x25a3
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x25a4
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x25a5
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x25a6
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x25a7
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x25a8
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x25a9
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x25aa
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x25ab
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x25ac
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x25ad
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x25ae
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x25af
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x25b0
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x25b1
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x25b2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x25b3
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x25b4
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x25b5
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x25b6
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x25b7
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x25b8
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x25b9
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x25ba
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x25bb
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x25bc
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x25bd
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x25be
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x25bf
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x25c0
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x25c1
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x25c2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x25c3
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x25c4
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x25c5
#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2


// addressBlock: dce_dc_dc_combophycmregs5_dispdec
// base address: 0xfa0
#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE1                                                              0x2526
#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE1_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE2                                                              0x2527
#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE2_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE3                                                              0x2528
#define mmDC_COMBOPHYCMREGS5_COMMON_FUSE3_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS5_COMMON_MAR_DEEMPH_NOM                                                     0x2529
#define mmDC_COMBOPHYCMREGS5_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2
#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_PWRMGMT                                                       0x252a
#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_PWRMGMT_BASE_IDX                                              2
#define mmDC_COMBOPHYCMREGS5_COMMON_TXCNTRL                                                            0x252b
#define mmDC_COMBOPHYCMREGS5_COMMON_TXCNTRL_BASE_IDX                                                   2
#define mmDC_COMBOPHYCMREGS5_COMMON_TMDP                                                               0x252c
#define mmDC_COMBOPHYCMREGS5_COMMON_TMDP_BASE_IDX                                                      2
#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_RESETS                                                        0x252d
#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_RESETS_BASE_IDX                                               2
#define mmDC_COMBOPHYCMREGS5_COMMON_ZCALCODE_CTRL                                                      0x252e
#define mmDC_COMBOPHYCMREGS5_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU1                                                          0x252f
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU1_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU2                                                          0x2530
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU2_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU3                                                          0x2531
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU3_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU4                                                          0x2532
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU4_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU5                                                          0x2533
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU5_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU6                                                          0x2534
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU6_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU7                                                          0x2535
#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU7_BASE_IDX                                                 2


// addressBlock: dce_dc_dc_combophytxregs5_dispdec
// base address: 0xfa0
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE0                                                  0x2546
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE0                                                       0x2547
#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2548
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE0                                                        0x2549
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE0                                                        0x254a
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE0                                                        0x254b
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE0                                                        0x254c
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE0                                                        0x254d
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE0                                                        0x254e
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE0                                                        0x254f
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE0                                                        0x2550
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE0                                                        0x2551
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE0                                                        0x2552
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE0                                                       0x2553
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE0                                                       0x2554
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE0                                                       0x2555
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE1                                                  0x2556
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE1                                                       0x2557
#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2558
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE1                                                        0x2559
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE1                                                        0x255a
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE1                                                        0x255b
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE1                                                        0x255c
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE1                                                        0x255d
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE1                                                        0x255e
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE1                                                        0x255f
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE1                                                        0x2560
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE1                                                        0x2561
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE1                                                        0x2562
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE1                                                       0x2563
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE1                                                       0x2564
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE1                                                       0x2565
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE2                                                  0x2566
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE2                                                       0x2567
#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2568
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE2                                                        0x2569
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE2                                                        0x256a
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE2                                                        0x256b
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE2                                                        0x256c
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE2                                                        0x256d
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE2                                                        0x256e
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE2                                                        0x256f
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE2                                                        0x2570
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE2                                                        0x2571
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE2                                                        0x2572
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE2                                                       0x2573
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE2                                                       0x2574
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE2                                                       0x2575
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE3                                                  0x2576
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE3                                                       0x2577
#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2578
#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE3                                                        0x2579
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE3                                                        0x257a
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE3                                                        0x257b
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE3                                                        0x257c
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE3                                                        0x257d
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE3                                                        0x257e
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE3                                                        0x257f
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE3                                                        0x2580
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE3                                                        0x2581
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE3                                                        0x2582
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE3                                                       0x2583
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE3                                                       0x2584
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE3                                                       0x2585
#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE3_BASE_IDX                                              2


// addressBlock: dce_dc_dc_combophypllregs5_dispdec
// base address: 0xfa0
#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL0                                                               0x2586
#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL0_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL1                                                               0x2587
#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL1_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL2                                                               0x2588
#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL2_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL3                                                               0x2589
#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL3_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_COARSE                                                           0x258a
#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_COARSE_BASE_IDX                                                  2
#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_FINE                                                             0x258b
#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_FINE_BASE_IDX                                                    2
#define mmDC_COMBOPHYPLLREGS5_CAL_CTRL                                                                 0x258c
#define mmDC_COMBOPHYPLLREGS5_CAL_CTRL_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS5_LOOP_CTRL                                                                0x258d
#define mmDC_COMBOPHYPLLREGS5_LOOP_CTRL_BASE_IDX                                                       2
#define mmDC_COMBOPHYPLLREGS5_VREG_CFG                                                                 0x258f
#define mmDC_COMBOPHYPLLREGS5_VREG_CFG_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS5_OBSERVE0                                                                 0x2590
#define mmDC_COMBOPHYPLLREGS5_OBSERVE0_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS5_OBSERVE1                                                                 0x2591
#define mmDC_COMBOPHYPLLREGS5_OBSERVE1_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS5_DFT_OUT                                                                  0x2592
#define mmDC_COMBOPHYPLLREGS5_DFT_OUT_BASE_IDX                                                         2


// addressBlock: dce_dc_dcio_uniphy6_dispdec
// base address: 0x12c0
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x25ee
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x25ef
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x25f0
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x25f1
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x25f2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x25f3
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x25f4
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x25f5
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x25f6
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x25f7
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x25f8
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x25f9
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x25fa
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x25fb
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x25fc
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x25fd
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x25fe
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x25ff
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2600
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2601
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2602
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2603
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2604
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2605
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2606
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2607
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2608
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2609
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x260a
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x260b
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x260c
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x260d
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x260e
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x260f
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2610
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2611
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2612
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2613
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2614
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2615
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2616
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2617
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2618
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2619
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x261a
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x261b
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x261c
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x261d
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x261e
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x261f
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2620
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2621
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2622
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2623
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2624
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2625
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2626
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2627
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2628
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2629
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x262a
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x262b
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x262c
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x262d
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x262e
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x262f
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2630
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2631
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x2632
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x2633
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x2634
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x2635
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2636
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2637
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2638
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2639
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x263a
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x263b
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x263c
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x263d
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x263e
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x263f
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2640
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2641
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x2642
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x2643
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x2644
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x2645
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2646
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2647
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2648
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2649
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x264a
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x264b
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x264c
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x264d
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x264e
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x264f
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2650
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2651
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x2652
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x2653
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x2654
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x2655
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x2656
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x2657
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2658
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2659
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x265a
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x265b
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x265c
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x265d
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x265e
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x265f
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2660
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2661
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x2662
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x2663
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x2664
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x2665
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x2666
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x2667
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2668
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2669
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x266a
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x266b
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x266c
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x266d
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x266e
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x266f
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2670
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2671
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x2672
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x2673
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x2674
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x2675
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x2676
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x2677
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2678
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2679
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x267a
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x267b
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x267c
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x267d
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x267e
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x267f
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2680
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2681
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x2682
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x2683
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x2684
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x2685
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x2686
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x2687
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2688
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2689
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x268a
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x268b
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x268c
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x268d
#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2


// addressBlock: dce_dc_dc_combophycmregs6_dispdec
// base address: 0x12c0
#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE1                                                              0x25ee
#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE1_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE2                                                              0x25ef
#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE2_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE3                                                              0x25f0
#define mmDC_COMBOPHYCMREGS6_COMMON_FUSE3_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS6_COMMON_MAR_DEEMPH_NOM                                                     0x25f1
#define mmDC_COMBOPHYCMREGS6_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2
#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_PWRMGMT                                                       0x25f2
#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_PWRMGMT_BASE_IDX                                              2
#define mmDC_COMBOPHYCMREGS6_COMMON_TXCNTRL                                                            0x25f3
#define mmDC_COMBOPHYCMREGS6_COMMON_TXCNTRL_BASE_IDX                                                   2
#define mmDC_COMBOPHYCMREGS6_COMMON_TMDP                                                               0x25f4
#define mmDC_COMBOPHYCMREGS6_COMMON_TMDP_BASE_IDX                                                      2
#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_RESETS                                                        0x25f5
#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_RESETS_BASE_IDX                                               2
#define mmDC_COMBOPHYCMREGS6_COMMON_ZCALCODE_CTRL                                                      0x25f6
#define mmDC_COMBOPHYCMREGS6_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU1                                                          0x25f7
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU1_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU2                                                          0x25f8
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU2_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU3                                                          0x25f9
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU3_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU4                                                          0x25fa
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU4_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU5                                                          0x25fb
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU5_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU6                                                          0x25fc
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU6_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU7                                                          0x25fd
#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU7_BASE_IDX                                                 2


// addressBlock: dce_dc_dc_combophytxregs6_dispdec
// base address: 0x12c0
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE0                                                  0x260e
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE0                                                       0x260f
#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2610
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE0                                                        0x2611
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE0                                                        0x2612
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE0                                                        0x2613
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE0                                                        0x2614
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE0                                                        0x2615
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE0                                                        0x2616
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE0                                                        0x2617
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE0                                                        0x2618
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE0                                                        0x2619
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE0                                                        0x261a
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE0                                                       0x261b
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE0                                                       0x261c
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE0                                                       0x261d
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE1                                                  0x261e
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE1                                                       0x261f
#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2620
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE1                                                        0x2621
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE1                                                        0x2622
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE1                                                        0x2623
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE1                                                        0x2624
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE1                                                        0x2625
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE1                                                        0x2626
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE1                                                        0x2627
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE1                                                        0x2628
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE1                                                        0x2629
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE1                                                        0x262a
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE1                                                       0x262b
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE1                                                       0x262c
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE1                                                       0x262d
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE2                                                  0x262e
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE2                                                       0x262f
#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2630
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE2                                                        0x2631
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE2                                                        0x2632
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE2                                                        0x2633
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE2                                                        0x2634
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE2                                                        0x2635
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE2                                                        0x2636
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE2                                                        0x2637
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE2                                                        0x2638
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE2                                                        0x2639
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE2                                                        0x263a
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE2                                                       0x263b
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE2                                                       0x263c
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE2                                                       0x263d
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE3                                                  0x263e
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE3                                                       0x263f
#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2640
#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE3                                                        0x2641
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE3                                                        0x2642
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE3                                                        0x2643
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE3                                                        0x2644
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE3                                                        0x2645
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE3                                                        0x2646
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE3                                                        0x2647
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE3                                                        0x2648
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE3                                                        0x2649
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE3                                                        0x264a
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE3                                                       0x264b
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE3                                                       0x264c
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE3                                                       0x264d
#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE3_BASE_IDX                                              2


// addressBlock: dce_dc_dc_combophypllregs6_dispdec
// base address: 0x12c0
#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL0                                                               0x264e
#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL0_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL1                                                               0x264f
#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL1_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL2                                                               0x2650
#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL2_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL3                                                               0x2651
#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL3_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_COARSE                                                           0x2652
#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_COARSE_BASE_IDX                                                  2
#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_FINE                                                             0x2653
#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_FINE_BASE_IDX                                                    2
#define mmDC_COMBOPHYPLLREGS6_CAL_CTRL                                                                 0x2654
#define mmDC_COMBOPHYPLLREGS6_CAL_CTRL_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS6_LOOP_CTRL                                                                0x2655
#define mmDC_COMBOPHYPLLREGS6_LOOP_CTRL_BASE_IDX                                                       2
#define mmDC_COMBOPHYPLLREGS6_VREG_CFG                                                                 0x2657
#define mmDC_COMBOPHYPLLREGS6_VREG_CFG_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS6_OBSERVE0                                                                 0x2658
#define mmDC_COMBOPHYPLLREGS6_OBSERVE0_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS6_OBSERVE1                                                                 0x2659
#define mmDC_COMBOPHYPLLREGS6_OBSERVE1_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS6_DFT_OUT                                                                  0x265a
#define mmDC_COMBOPHYPLLREGS6_DFT_OUT_BASE_IDX                                                         2


// addressBlock: dce_dc_dcio_uniphy8_dispdec
// base address: 0x15e0
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x26b6
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x26b7
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x26b8
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x26b9
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x26ba
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x26bb
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x26bc
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x26bd
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x26be
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x26bf
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x26c0
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x26c1
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x26c2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x26c3
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x26c4
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x26c5
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x26c6
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x26c7
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x26c8
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x26c9
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x26ca
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x26cb
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x26cc
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x26cd
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x26ce
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x26cf
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x26d0
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x26d1
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x26d2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x26d3
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x26d4
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x26d5
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x26d6
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x26d7
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x26d8
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x26d9
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x26da
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x26db
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x26dc
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x26dd
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x26de
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x26df
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x26e0
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x26e1
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x26e2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x26e3
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x26e4
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x26e5
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x26e6
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x26e7
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x26e8
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x26e9
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x26ea
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x26eb
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x26ec
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x26ed
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x26ee
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x26ef
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x26f0
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x26f1
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x26f2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x26f3
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x26f4
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x26f5
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x26f6
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x26f7
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x26f8
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x26f9
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x26fa
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x26fb
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x26fc
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x26fd
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x26fe
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x26ff
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2700
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2701
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2702
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2703
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2704
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2705
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2706
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2707
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2708
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2709
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x270a
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x270b
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x270c
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x270d
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x270e
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x270f
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2710
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2711
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2712
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2713
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2714
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2715
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2716
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2717
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2718
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2719
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x271a
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x271b
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x271c
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x271d
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x271e
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x271f
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2720
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2721
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2722
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2723
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2724
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2725
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2726
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2727
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2728
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2729
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x272a
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x272b
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x272c
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x272d
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x272e
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x272f
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2730
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2731
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x2732
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x2733
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x2734
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x2735
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x2736
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x2737
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2738
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2739
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x273a
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x273b
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x273c
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x273d
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x273e
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x273f
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2740
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2741
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x2742
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x2743
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x2744
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x2745
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x2746
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x2747
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2748
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2749
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x274a
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x274b
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x274c
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x274d
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x274e
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x274f
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2750
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2751
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x2752
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x2753
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x2754
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x2755
#define mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2


// addressBlock: dce_dc_dc_combophycmregs8_dispdec
// base address: 0x15e0
#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE1                                                              0x26b6
#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE1_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE2                                                              0x26b7
#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE2_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE3                                                              0x26b8
#define mmDC_COMBOPHYCMREGS8_COMMON_FUSE3_BASE_IDX                                                     2
#define mmDC_COMBOPHYCMREGS8_COMMON_MAR_DEEMPH_NOM                                                     0x26b9
#define mmDC_COMBOPHYCMREGS8_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2
#define mmDC_COMBOPHYCMREGS8_COMMON_LANE_PWRMGMT                                                       0x26ba
#define mmDC_COMBOPHYCMREGS8_COMMON_LANE_PWRMGMT_BASE_IDX                                              2
#define mmDC_COMBOPHYCMREGS8_COMMON_TXCNTRL                                                            0x26bb
#define mmDC_COMBOPHYCMREGS8_COMMON_TXCNTRL_BASE_IDX                                                   2
#define mmDC_COMBOPHYCMREGS8_COMMON_TMDP                                                               0x26bc
#define mmDC_COMBOPHYCMREGS8_COMMON_TMDP_BASE_IDX                                                      2
#define mmDC_COMBOPHYCMREGS8_COMMON_LANE_RESETS                                                        0x26bd
#define mmDC_COMBOPHYCMREGS8_COMMON_LANE_RESETS_BASE_IDX                                               2
#define mmDC_COMBOPHYCMREGS8_COMMON_ZCALCODE_CTRL                                                      0x26be
#define mmDC_COMBOPHYCMREGS8_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU1                                                          0x26bf
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU1_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU2                                                          0x26c0
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU2_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU3                                                          0x26c1
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU3_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU4                                                          0x26c2
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU4_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU5                                                          0x26c3
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU5_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU6                                                          0x26c4
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU6_BASE_IDX                                                 2
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU7                                                          0x26c5
#define mmDC_COMBOPHYCMREGS8_COMMON_DISP_RFU7_BASE_IDX                                                 2


// addressBlock: dce_dc_dc_combophytxregs8_dispdec
// base address: 0x15e0
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE0                                                  0x26d6
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE0                                                       0x26d7
#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x26d8
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE0                                                        0x26d9
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE0                                                        0x26da
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE0                                                        0x26db
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE0                                                        0x26dc
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE0                                                        0x26dd
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE0                                                        0x26de
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE0                                                        0x26df
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE0                                                        0x26e0
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE0                                                        0x26e1
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE0                                                        0x26e2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE0_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE0                                                       0x26e3
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE0                                                       0x26e4
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE0                                                       0x26e5
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE0_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE1                                                  0x26e6
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE1                                                       0x26e7
#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x26e8
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE1                                                        0x26e9
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE1                                                        0x26ea
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE1                                                        0x26eb
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE1                                                        0x26ec
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE1                                                        0x26ed
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE1                                                        0x26ee
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE1                                                        0x26ef
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE1                                                        0x26f0
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE1                                                        0x26f1
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE1                                                        0x26f2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE1_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE1                                                       0x26f3
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE1                                                       0x26f4
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE1                                                       0x26f5
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE1_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE2                                                  0x26f6
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE2                                                       0x26f7
#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x26f8
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE2                                                        0x26f9
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE2                                                        0x26fa
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE2                                                        0x26fb
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE2                                                        0x26fc
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE2                                                        0x26fd
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE2                                                        0x26fe
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE2                                                        0x26ff
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE2                                                        0x2700
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE2                                                        0x2701
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE2                                                        0x2702
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE2_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE2                                                       0x2703
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE2                                                       0x2704
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE2                                                       0x2705
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE2_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE3                                                  0x2706
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2
#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE3                                                       0x2707
#define mmDC_COMBOPHYTXREGS8_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2708
#define mmDC_COMBOPHYTXREGS8_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE3                                                        0x2709
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU0_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE3                                                        0x270a
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU1_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE3                                                        0x270b
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU2_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE3                                                        0x270c
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU3_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE3                                                        0x270d
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU4_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE3                                                        0x270e
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU5_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE3                                                        0x270f
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU6_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE3                                                        0x2710
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU7_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE3                                                        0x2711
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU8_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE3                                                        0x2712
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU9_LANE3_BASE_IDX                                               2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE3                                                       0x2713
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU10_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE3                                                       0x2714
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU11_LANE3_BASE_IDX                                              2
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE3                                                       0x2715
#define mmDC_COMBOPHYTXREGS8_TX_DISP_RFU12_LANE3_BASE_IDX                                              2


// addressBlock: dce_dc_dc_combophypllregs8_dispdec
// base address: 0x15e0
#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL0                                                               0x2716
#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL0_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL1                                                               0x2717
#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL1_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL2                                                               0x2718
#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL2_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL3                                                               0x2719
#define mmDC_COMBOPHYPLLREGS8_FREQ_CTRL3_BASE_IDX                                                      2
#define mmDC_COMBOPHYPLLREGS8_BW_CTRL_COARSE                                                           0x271a
#define mmDC_COMBOPHYPLLREGS8_BW_CTRL_COARSE_BASE_IDX                                                  2
#define mmDC_COMBOPHYPLLREGS8_BW_CTRL_FINE                                                             0x271b
#define mmDC_COMBOPHYPLLREGS8_BW_CTRL_FINE_BASE_IDX                                                    2
#define mmDC_COMBOPHYPLLREGS8_CAL_CTRL                                                                 0x271c
#define mmDC_COMBOPHYPLLREGS8_CAL_CTRL_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS8_LOOP_CTRL                                                                0x271d
#define mmDC_COMBOPHYPLLREGS8_LOOP_CTRL_BASE_IDX                                                       2
#define mmDC_COMBOPHYPLLREGS8_VREG_CFG                                                                 0x271f
#define mmDC_COMBOPHYPLLREGS8_VREG_CFG_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS8_OBSERVE0                                                                 0x2720
#define mmDC_COMBOPHYPLLREGS8_OBSERVE0_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS8_OBSERVE1                                                                 0x2721
#define mmDC_COMBOPHYPLLREGS8_OBSERVE1_BASE_IDX                                                        2
#define mmDC_COMBOPHYPLLREGS8_DFT_OUT                                                                  0x2722
#define mmDC_COMBOPHYPLLREGS8_DFT_OUT_BASE_IDX                                                         2


// addressBlock: dce_dc_dsi0_dispdec
// base address: 0x0
#define mmDSI0_DISP_DSI_CTRL                                                                           0x27be
#define mmDSI0_DISP_DSI_CTRL_BASE_IDX                                                                  2
#define mmDSI0_DISP_DSI_STATUS                                                                         0x27bf
#define mmDSI0_DISP_DSI_STATUS_BASE_IDX                                                                2
#define mmDSI0_DISP_DSI_VIDEO_MODE_CTRL                                                                0x27c0
#define mmDSI0_DISP_DSI_VIDEO_MODE_CTRL_BASE_IDX                                                       2
#define mmDSI0_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE                                                       0x27c1
#define mmDSI0_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE_BASE_IDX                                              2
#define mmDSI0_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD                                                       0x27c2
#define mmDSI0_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD_BASE_IDX                                              2
#define mmDSI0_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD                                                       0x27c3
#define mmDSI0_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD_BASE_IDX                                              2
#define mmDSI0_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE                                                      0x27c4
#define mmDSI0_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE_BASE_IDX                                             2
#define mmDSI0_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE                                                   0x27c5
#define mmDSI0_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE_BASE_IDX                                          2
#define mmDSI0_DISP_DSI_VIDEO_MODE_DATA_CTRL                                                           0x27c6
#define mmDSI0_DISP_DSI_VIDEO_MODE_DATA_CTRL_BASE_IDX                                                  2
#define mmDSI0_DISP_DSI_COMMAND_MODE_CTRL                                                              0x27c7
#define mmDSI0_DISP_DSI_COMMAND_MODE_CTRL_BASE_IDX                                                     2
#define mmDSI0_DISP_DSI_COMMAND_MODE_DATA_CTRL                                                         0x27c8
#define mmDSI0_DISP_DSI_COMMAND_MODE_DATA_CTRL_BASE_IDX                                                2
#define mmDSI0_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL                                                      0x27c9
#define mmDSI0_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL_BASE_IDX                                             2
#define mmDSI0_DISP_DSI_DMA_CMD_OFFSET                                                                 0x27ca
#define mmDSI0_DISP_DSI_DMA_CMD_OFFSET_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_DMA_CMD_LENGTH                                                                 0x27cb
#define mmDSI0_DISP_DSI_DMA_CMD_LENGTH_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_DMA_DATA_OFFSET_0                                                              0x27cc
#define mmDSI0_DISP_DSI_DMA_DATA_OFFSET_0_BASE_IDX                                                     2
#define mmDSI0_DISP_DSI_DMA_DATA_OFFSET_1                                                              0x27cd
#define mmDSI0_DISP_DSI_DMA_DATA_OFFSET_1_BASE_IDX                                                     2
#define mmDSI0_DISP_DSI_DMA_DATA_PITCH                                                                 0x27ce
#define mmDSI0_DISP_DSI_DMA_DATA_PITCH_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_DMA_DATA_WIDTH                                                                 0x27cf
#define mmDSI0_DISP_DSI_DMA_DATA_WIDTH_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_DMA_DATA_HEIGHT                                                                0x27d0
#define mmDSI0_DISP_DSI_DMA_DATA_HEIGHT_BASE_IDX                                                       2
#define mmDSI0_DISP_DSI_DMA_FIFO_CTRL                                                                  0x27d1
#define mmDSI0_DISP_DSI_DMA_FIFO_CTRL_BASE_IDX                                                         2
#define mmDSI0_DISP_DSI_DMA_NULL_PACKET_DATA                                                           0x27d2
#define mmDSI0_DISP_DSI_DMA_NULL_PACKET_DATA_BASE_IDX                                                  2
#define mmDSI0_DISP_DSI_DENG_DATA_LENGTH                                                               0x27d3
#define mmDSI0_DISP_DSI_DENG_DATA_LENGTH_BASE_IDX                                                      2
#define mmDSI0_DISP_DSI_ACK_ERROR_REPORT                                                               0x27d4
#define mmDSI0_DISP_DSI_ACK_ERROR_REPORT_BASE_IDX                                                      2
#define mmDSI0_DISP_DSI_RDBK_DATA0                                                                     0x27d5
#define mmDSI0_DISP_DSI_RDBK_DATA0_BASE_IDX                                                            2
#define mmDSI0_DISP_DSI_RDBK_DATA1                                                                     0x27d6
#define mmDSI0_DISP_DSI_RDBK_DATA1_BASE_IDX                                                            2
#define mmDSI0_DISP_DSI_RDBK_DATA2                                                                     0x27d7
#define mmDSI0_DISP_DSI_RDBK_DATA2_BASE_IDX                                                            2
#define mmDSI0_DISP_DSI_RDBK_DATA3                                                                     0x27d8
#define mmDSI0_DISP_DSI_RDBK_DATA3_BASE_IDX                                                            2
#define mmDSI0_DISP_DSI_RDBK_DATATYPE0                                                                 0x27d9
#define mmDSI0_DISP_DSI_RDBK_DATATYPE0_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_RDBK_DATATYPE1                                                                 0x27da
#define mmDSI0_DISP_DSI_RDBK_DATATYPE1_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_TRIG_CTRL                                                                      0x27db
#define mmDSI0_DISP_DSI_TRIG_CTRL_BASE_IDX                                                             2
#define mmDSI0_DISP_DSI_EXT_MUX                                                                        0x27dc
#define mmDSI0_DISP_DSI_EXT_MUX_BASE_IDX                                                               2
#define mmDSI0_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL                                                    0x27dd
#define mmDSI0_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL_BASE_IDX                                           2
#define mmDSI0_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER                                                        0x27de
#define mmDSI0_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER_BASE_IDX                                               2
#define mmDSI0_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER                                                       0x27df
#define mmDSI0_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER_BASE_IDX                                              2
#define mmDSI0_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER                                                        0x27e0
#define mmDSI0_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER_BASE_IDX                                               2
#define mmDSI0_DISP_DSI_RESET_SW_TRIGGER                                                               0x27e1
#define mmDSI0_DISP_DSI_RESET_SW_TRIGGER_BASE_IDX                                                      2
#define mmDSI0_DISP_DSI_EXT_RESET                                                                      0x27e2
#define mmDSI0_DISP_DSI_EXT_RESET_BASE_IDX                                                             2
#define mmDSI0_DISP_DSI_LANE_CRC_HS_MODE                                                               0x27e3
#define mmDSI0_DISP_DSI_LANE_CRC_HS_MODE_BASE_IDX                                                      2
#define mmDSI0_DISP_DSI_LANE_CRC_LP_MODE                                                               0x27e4
#define mmDSI0_DISP_DSI_LANE_CRC_LP_MODE_BASE_IDX                                                      2
#define mmDSI0_DISP_DSI_LANE_CRC_CTRL                                                                  0x27e5
#define mmDSI0_DISP_DSI_LANE_CRC_CTRL_BASE_IDX                                                         2
#define mmDSI0_DISP_DSI_PIXEL_CRC_CTRL                                                                 0x27e6
#define mmDSI0_DISP_DSI_PIXEL_CRC_CTRL_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_LANE_CTRL                                                                      0x27e7
#define mmDSI0_DISP_DSI_LANE_CTRL_BASE_IDX                                                             2
#define mmDSI0_DISP_DSI_DLN0_PHY_ERROR                                                                 0x27e8
#define mmDSI0_DISP_DSI_DLN0_PHY_ERROR_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_LP_TIMER_CTRL                                                                  0x27e9
#define mmDSI0_DISP_DSI_LP_TIMER_CTRL_BASE_IDX                                                         2
#define mmDSI0_DISP_DSI_HS_TIMER_CTRL                                                                  0x27ea
#define mmDSI0_DISP_DSI_HS_TIMER_CTRL_BASE_IDX                                                         2
#define mmDSI0_DISP_DSI_TIMEOUT_STATUS                                                                 0x27eb
#define mmDSI0_DISP_DSI_TIMEOUT_STATUS_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL                                                            0x27ec
#define mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL_BASE_IDX                                                   2
#define mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL2                                                           0x27ed
#define mmDSI0_DISP_DSI_PHY_CLK_TIMING_CTRL2_BASE_IDX                                                  2
#define mmDSI0_DISP_DSI_EOT_PACKET                                                                     0x27ee
#define mmDSI0_DISP_DSI_EOT_PACKET_BASE_IDX                                                            2
#define mmDSI0_DISP_DSI_EOT_PACKET_CTRL                                                                0x27ef
#define mmDSI0_DISP_DSI_EOT_PACKET_CTRL_BASE_IDX                                                       2
#define mmDSI0_DISP_DSI_GENERIC_ESC_TX_TRIGGER                                                         0x27f0
#define mmDSI0_DISP_DSI_GENERIC_ESC_TX_TRIGGER_BASE_IDX                                                2
#define mmDSI0_DISP_DSI_MIPI_BIST_CTRL                                                                 0x27f1
#define mmDSI0_DISP_DSI_MIPI_BIST_CTRL_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_MIPI_BIST_FRAME_SIZE                                                           0x27f2
#define mmDSI0_DISP_DSI_MIPI_BIST_FRAME_SIZE_BASE_IDX                                                  2
#define mmDSI0_DISP_DSI_MIPI_BIST_BLOCK_SIZE                                                           0x27f3
#define mmDSI0_DISP_DSI_MIPI_BIST_BLOCK_SIZE_BASE_IDX                                                  2
#define mmDSI0_DISP_DSI_MIPI_BIST_FRAME_CONFIG                                                         0x27f4
#define mmDSI0_DISP_DSI_MIPI_BIST_FRAME_CONFIG_BASE_IDX                                                2
#define mmDSI0_DISP_DSI_MIPI_BIST_LSFR_CTRL                                                            0x27f5
#define mmDSI0_DISP_DSI_MIPI_BIST_LSFR_CTRL_BASE_IDX                                                   2
#define mmDSI0_DISP_DSI_MIPI_BIST_LSFR_INIT                                                            0x27f6
#define mmDSI0_DISP_DSI_MIPI_BIST_LSFR_INIT_BASE_IDX                                                   2
#define mmDSI0_DISP_DSI_MIPI_BIST_START                                                                0x27f7
#define mmDSI0_DISP_DSI_MIPI_BIST_START_BASE_IDX                                                       2
#define mmDSI0_DISP_DSI_MIPI_BIST_STATUS                                                               0x27f8
#define mmDSI0_DISP_DSI_MIPI_BIST_STATUS_BASE_IDX                                                      2
#define mmDSI0_DISP_DSI_ERROR_INTERRUPT_MASK                                                           0x27f9
#define mmDSI0_DISP_DSI_ERROR_INTERRUPT_MASK_BASE_IDX                                                  2
#define mmDSI0_DISP_DSI_INTERRUPT_CTRL                                                                 0x27fa
#define mmDSI0_DISP_DSI_INTERRUPT_CTRL_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_CLK_CTRL                                                                       0x27fb
#define mmDSI0_DISP_DSI_CLK_CTRL_BASE_IDX                                                              2
#define mmDSI0_DISP_DSI_CLK_STATUS                                                                     0x27fc
#define mmDSI0_DISP_DSI_CLK_STATUS_BASE_IDX                                                            2
#define mmDSI0_DISP_DSI_DENG_FIFO_STATUS                                                               0x27fd
#define mmDSI0_DISP_DSI_DENG_FIFO_STATUS_BASE_IDX                                                      2
#define mmDSI0_DISP_DSI_DENG_FIFO_CTRL                                                                 0x27fe
#define mmDSI0_DISP_DSI_DENG_FIFO_CTRL_BASE_IDX                                                        2
#define mmDSI0_DISP_DSI_CMD_FIFO_DATA                                                                  0x27ff
#define mmDSI0_DISP_DSI_CMD_FIFO_DATA_BASE_IDX                                                         2
#define mmDSI0_DISP_DSI_CMD_FIFO_CTRL                                                                  0x2800
#define mmDSI0_DISP_DSI_CMD_FIFO_CTRL_BASE_IDX                                                         2
#define mmDSI0_DISP_DSI_TE_CTRL                                                                        0x2801
#define mmDSI0_DISP_DSI_TE_CTRL_BASE_IDX                                                               2
#define mmDSI0_DISP_DSI_LANE_STATUS                                                                    0x2805
#define mmDSI0_DISP_DSI_LANE_STATUS_BASE_IDX                                                           2
#define mmDSI0_DISP_DSI_PERF_CTRL                                                                      0x2806
#define mmDSI0_DISP_DSI_PERF_CTRL_BASE_IDX                                                             2
#define mmDSI0_DISP_DSI_HSYNC_LENGTH                                                                   0x2807
#define mmDSI0_DISP_DSI_HSYNC_LENGTH_BASE_IDX                                                          2
#define mmDSI0_DISP_DSI_RDBK_NUM                                                                       0x2808
#define mmDSI0_DISP_DSI_RDBK_NUM_BASE_IDX                                                              2
#define mmDSI0_DISP_DSI_CMD_MEM_PWR_CTRL                                                               0x2809
#define mmDSI0_DISP_DSI_CMD_MEM_PWR_CTRL_BASE_IDX                                                      2


// addressBlock: dce_dc_dsi1_dispdec
// base address: 0x400
#define mmDSI1_DISP_DSI_CTRL                                                                           0x28be
#define mmDSI1_DISP_DSI_CTRL_BASE_IDX                                                                  2
#define mmDSI1_DISP_DSI_STATUS                                                                         0x28bf
#define mmDSI1_DISP_DSI_STATUS_BASE_IDX                                                                2
#define mmDSI1_DISP_DSI_VIDEO_MODE_CTRL                                                                0x28c0
#define mmDSI1_DISP_DSI_VIDEO_MODE_CTRL_BASE_IDX                                                       2
#define mmDSI1_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE                                                       0x28c1
#define mmDSI1_DISP_DSI_VIDEO_MODE_SYNC_DATATYPE_BASE_IDX                                              2
#define mmDSI1_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD                                                       0x28c2
#define mmDSI1_DISP_DSI_VIDEO_MODE_VSYNC_PAYLOAD_BASE_IDX                                              2
#define mmDSI1_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD                                                       0x28c3
#define mmDSI1_DISP_DSI_VIDEO_MODE_HSYNC_PAYLOAD_BASE_IDX                                              2
#define mmDSI1_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE                                                      0x28c4
#define mmDSI1_DISP_DSI_VIDEO_MODE_PIXEL_DATATYPE_BASE_IDX                                             2
#define mmDSI1_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE                                                   0x28c5
#define mmDSI1_DISP_DSI_VIDEO_MODE_BLANKING_DATATYPE_BASE_IDX                                          2
#define mmDSI1_DISP_DSI_VIDEO_MODE_DATA_CTRL                                                           0x28c6
#define mmDSI1_DISP_DSI_VIDEO_MODE_DATA_CTRL_BASE_IDX                                                  2
#define mmDSI1_DISP_DSI_COMMAND_MODE_CTRL                                                              0x28c7
#define mmDSI1_DISP_DSI_COMMAND_MODE_CTRL_BASE_IDX                                                     2
#define mmDSI1_DISP_DSI_COMMAND_MODE_DATA_CTRL                                                         0x28c8
#define mmDSI1_DISP_DSI_COMMAND_MODE_DATA_CTRL_BASE_IDX                                                2
#define mmDSI1_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL                                                      0x28c9
#define mmDSI1_DISP_DSI_COMMAND_MODE_DCS_CMD_CTRL_BASE_IDX                                             2
#define mmDSI1_DISP_DSI_DMA_CMD_OFFSET                                                                 0x28ca
#define mmDSI1_DISP_DSI_DMA_CMD_OFFSET_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_DMA_CMD_LENGTH                                                                 0x28cb
#define mmDSI1_DISP_DSI_DMA_CMD_LENGTH_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_DMA_DATA_OFFSET_0                                                              0x28cc
#define mmDSI1_DISP_DSI_DMA_DATA_OFFSET_0_BASE_IDX                                                     2
#define mmDSI1_DISP_DSI_DMA_DATA_OFFSET_1                                                              0x28cd
#define mmDSI1_DISP_DSI_DMA_DATA_OFFSET_1_BASE_IDX                                                     2
#define mmDSI1_DISP_DSI_DMA_DATA_PITCH                                                                 0x28ce
#define mmDSI1_DISP_DSI_DMA_DATA_PITCH_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_DMA_DATA_WIDTH                                                                 0x28cf
#define mmDSI1_DISP_DSI_DMA_DATA_WIDTH_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_DMA_DATA_HEIGHT                                                                0x28d0
#define mmDSI1_DISP_DSI_DMA_DATA_HEIGHT_BASE_IDX                                                       2
#define mmDSI1_DISP_DSI_DMA_FIFO_CTRL                                                                  0x28d1
#define mmDSI1_DISP_DSI_DMA_FIFO_CTRL_BASE_IDX                                                         2
#define mmDSI1_DISP_DSI_DMA_NULL_PACKET_DATA                                                           0x28d2
#define mmDSI1_DISP_DSI_DMA_NULL_PACKET_DATA_BASE_IDX                                                  2
#define mmDSI1_DISP_DSI_DENG_DATA_LENGTH                                                               0x28d3
#define mmDSI1_DISP_DSI_DENG_DATA_LENGTH_BASE_IDX                                                      2
#define mmDSI1_DISP_DSI_ACK_ERROR_REPORT                                                               0x28d4
#define mmDSI1_DISP_DSI_ACK_ERROR_REPORT_BASE_IDX                                                      2
#define mmDSI1_DISP_DSI_RDBK_DATA0                                                                     0x28d5
#define mmDSI1_DISP_DSI_RDBK_DATA0_BASE_IDX                                                            2
#define mmDSI1_DISP_DSI_RDBK_DATA1                                                                     0x28d6
#define mmDSI1_DISP_DSI_RDBK_DATA1_BASE_IDX                                                            2
#define mmDSI1_DISP_DSI_RDBK_DATA2                                                                     0x28d7
#define mmDSI1_DISP_DSI_RDBK_DATA2_BASE_IDX                                                            2
#define mmDSI1_DISP_DSI_RDBK_DATA3                                                                     0x28d8
#define mmDSI1_DISP_DSI_RDBK_DATA3_BASE_IDX                                                            2
#define mmDSI1_DISP_DSI_RDBK_DATATYPE0                                                                 0x28d9
#define mmDSI1_DISP_DSI_RDBK_DATATYPE0_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_RDBK_DATATYPE1                                                                 0x28da
#define mmDSI1_DISP_DSI_RDBK_DATATYPE1_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_TRIG_CTRL                                                                      0x28db
#define mmDSI1_DISP_DSI_TRIG_CTRL_BASE_IDX                                                             2
#define mmDSI1_DISP_DSI_EXT_MUX                                                                        0x28dc
#define mmDSI1_DISP_DSI_EXT_MUX_BASE_IDX                                                               2
#define mmDSI1_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL                                                    0x28dd
#define mmDSI1_DISP_DSI_EXT_TE_PULSE_DETECTION_CTRL_BASE_IDX                                           2
#define mmDSI1_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER                                                        0x28de
#define mmDSI1_DISP_DSI_CMD_MODE_DMA_SW_TRIGGER_BASE_IDX                                               2
#define mmDSI1_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER                                                       0x28df
#define mmDSI1_DISP_DSI_CMD_MODE_DENG_SW_TRIGGER_BASE_IDX                                              2
#define mmDSI1_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER                                                        0x28e0
#define mmDSI1_DISP_DSI_CMD_MODE_BTA_SW_TRIGGER_BASE_IDX                                               2
#define mmDSI1_DISP_DSI_RESET_SW_TRIGGER                                                               0x28e1
#define mmDSI1_DISP_DSI_RESET_SW_TRIGGER_BASE_IDX                                                      2
#define mmDSI1_DISP_DSI_EXT_RESET                                                                      0x28e2
#define mmDSI1_DISP_DSI_EXT_RESET_BASE_IDX                                                             2
#define mmDSI1_DISP_DSI_LANE_CRC_HS_MODE                                                               0x28e3
#define mmDSI1_DISP_DSI_LANE_CRC_HS_MODE_BASE_IDX                                                      2
#define mmDSI1_DISP_DSI_LANE_CRC_LP_MODE                                                               0x28e4
#define mmDSI1_DISP_DSI_LANE_CRC_LP_MODE_BASE_IDX                                                      2
#define mmDSI1_DISP_DSI_LANE_CRC_CTRL                                                                  0x28e5
#define mmDSI1_DISP_DSI_LANE_CRC_CTRL_BASE_IDX                                                         2
#define mmDSI1_DISP_DSI_PIXEL_CRC_CTRL                                                                 0x28e6
#define mmDSI1_DISP_DSI_PIXEL_CRC_CTRL_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_LANE_CTRL                                                                      0x28e7
#define mmDSI1_DISP_DSI_LANE_CTRL_BASE_IDX                                                             2
#define mmDSI1_DISP_DSI_DLN0_PHY_ERROR                                                                 0x28e8
#define mmDSI1_DISP_DSI_DLN0_PHY_ERROR_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_LP_TIMER_CTRL                                                                  0x28e9
#define mmDSI1_DISP_DSI_LP_TIMER_CTRL_BASE_IDX                                                         2
#define mmDSI1_DISP_DSI_HS_TIMER_CTRL                                                                  0x28ea
#define mmDSI1_DISP_DSI_HS_TIMER_CTRL_BASE_IDX                                                         2
#define mmDSI1_DISP_DSI_TIMEOUT_STATUS                                                                 0x28eb
#define mmDSI1_DISP_DSI_TIMEOUT_STATUS_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL                                                            0x28ec
#define mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL_BASE_IDX                                                   2
#define mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL2                                                           0x28ed
#define mmDSI1_DISP_DSI_PHY_CLK_TIMING_CTRL2_BASE_IDX                                                  2
#define mmDSI1_DISP_DSI_EOT_PACKET                                                                     0x28ee
#define mmDSI1_DISP_DSI_EOT_PACKET_BASE_IDX                                                            2
#define mmDSI1_DISP_DSI_EOT_PACKET_CTRL                                                                0x28ef
#define mmDSI1_DISP_DSI_EOT_PACKET_CTRL_BASE_IDX                                                       2
#define mmDSI1_DISP_DSI_GENERIC_ESC_TX_TRIGGER                                                         0x28f0
#define mmDSI1_DISP_DSI_GENERIC_ESC_TX_TRIGGER_BASE_IDX                                                2
#define mmDSI1_DISP_DSI_MIPI_BIST_CTRL                                                                 0x28f1
#define mmDSI1_DISP_DSI_MIPI_BIST_CTRL_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_MIPI_BIST_FRAME_SIZE                                                           0x28f2
#define mmDSI1_DISP_DSI_MIPI_BIST_FRAME_SIZE_BASE_IDX                                                  2
#define mmDSI1_DISP_DSI_MIPI_BIST_BLOCK_SIZE                                                           0x28f3
#define mmDSI1_DISP_DSI_MIPI_BIST_BLOCK_SIZE_BASE_IDX                                                  2
#define mmDSI1_DISP_DSI_MIPI_BIST_FRAME_CONFIG                                                         0x28f4
#define mmDSI1_DISP_DSI_MIPI_BIST_FRAME_CONFIG_BASE_IDX                                                2
#define mmDSI1_DISP_DSI_MIPI_BIST_LSFR_CTRL                                                            0x28f5
#define mmDSI1_DISP_DSI_MIPI_BIST_LSFR_CTRL_BASE_IDX                                                   2
#define mmDSI1_DISP_DSI_MIPI_BIST_LSFR_INIT                                                            0x28f6
#define mmDSI1_DISP_DSI_MIPI_BIST_LSFR_INIT_BASE_IDX                                                   2
#define mmDSI1_DISP_DSI_MIPI_BIST_START                                                                0x28f7
#define mmDSI1_DISP_DSI_MIPI_BIST_START_BASE_IDX                                                       2
#define mmDSI1_DISP_DSI_MIPI_BIST_STATUS                                                               0x28f8
#define mmDSI1_DISP_DSI_MIPI_BIST_STATUS_BASE_IDX                                                      2
#define mmDSI1_DISP_DSI_ERROR_INTERRUPT_MASK                                                           0x28f9
#define mmDSI1_DISP_DSI_ERROR_INTERRUPT_MASK_BASE_IDX                                                  2
#define mmDSI1_DISP_DSI_INTERRUPT_CTRL                                                                 0x28fa
#define mmDSI1_DISP_DSI_INTERRUPT_CTRL_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_CLK_CTRL                                                                       0x28fb
#define mmDSI1_DISP_DSI_CLK_CTRL_BASE_IDX                                                              2
#define mmDSI1_DISP_DSI_CLK_STATUS                                                                     0x28fc
#define mmDSI1_DISP_DSI_CLK_STATUS_BASE_IDX                                                            2
#define mmDSI1_DISP_DSI_DENG_FIFO_STATUS                                                               0x28fd
#define mmDSI1_DISP_DSI_DENG_FIFO_STATUS_BASE_IDX                                                      2
#define mmDSI1_DISP_DSI_DENG_FIFO_CTRL                                                                 0x28fe
#define mmDSI1_DISP_DSI_DENG_FIFO_CTRL_BASE_IDX                                                        2
#define mmDSI1_DISP_DSI_CMD_FIFO_DATA                                                                  0x28ff
#define mmDSI1_DISP_DSI_CMD_FIFO_DATA_BASE_IDX                                                         2
#define mmDSI1_DISP_DSI_CMD_FIFO_CTRL                                                                  0x2900
#define mmDSI1_DISP_DSI_CMD_FIFO_CTRL_BASE_IDX                                                         2
#define mmDSI1_DISP_DSI_TE_CTRL                                                                        0x2901
#define mmDSI1_DISP_DSI_TE_CTRL_BASE_IDX                                                               2
#define mmDSI1_DISP_DSI_LANE_STATUS                                                                    0x2905
#define mmDSI1_DISP_DSI_LANE_STATUS_BASE_IDX                                                           2
#define mmDSI1_DISP_DSI_PERF_CTRL                                                                      0x2906
#define mmDSI1_DISP_DSI_PERF_CTRL_BASE_IDX                                                             2
#define mmDSI1_DISP_DSI_HSYNC_LENGTH                                                                   0x2907
#define mmDSI1_DISP_DSI_HSYNC_LENGTH_BASE_IDX                                                          2
#define mmDSI1_DISP_DSI_RDBK_NUM                                                                       0x2908
#define mmDSI1_DISP_DSI_RDBK_NUM_BASE_IDX                                                              2
#define mmDSI1_DISP_DSI_CMD_MEM_PWR_CTRL                                                               0x2909
#define mmDSI1_DISP_DSI_CMD_MEM_PWR_CTRL_BASE_IDX                                                      2


// addressBlock: dce_dc_dprx_sd0_dispdec
// base address: 0x0
#define mmDPRX_SD0_DPRX_SD_CONTROL                                                                     0x29be
#define mmDPRX_SD0_DPRX_SD_CONTROL_BASE_IDX                                                            2
#define mmDPRX_SD0_DPRX_SD_STREAM_ENABLE                                                               0x29bf
#define mmDPRX_SD0_DPRX_SD_STREAM_ENABLE_BASE_IDX                                                      2
#define mmDPRX_SD0_DPRX_SD_MSA0                                                                        0x29c0
#define mmDPRX_SD0_DPRX_SD_MSA0_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_MSA1                                                                        0x29c1
#define mmDPRX_SD0_DPRX_SD_MSA1_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_MSA2                                                                        0x29c2
#define mmDPRX_SD0_DPRX_SD_MSA2_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_MSA3                                                                        0x29c3
#define mmDPRX_SD0_DPRX_SD_MSA3_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_MSA4                                                                        0x29c4
#define mmDPRX_SD0_DPRX_SD_MSA4_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_MSA5                                                                        0x29c5
#define mmDPRX_SD0_DPRX_SD_MSA5_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_MSA6                                                                        0x29c6
#define mmDPRX_SD0_DPRX_SD_MSA6_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_MSA7                                                                        0x29c7
#define mmDPRX_SD0_DPRX_SD_MSA7_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_MSA8                                                                        0x29c8
#define mmDPRX_SD0_DPRX_SD_MSA8_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_VBID                                                                        0x29c9
#define mmDPRX_SD0_DPRX_SD_VBID_BASE_IDX                                                               2
#define mmDPRX_SD0_DPRX_SD_CURRENT_LINE                                                                0x29ca
#define mmDPRX_SD0_DPRX_SD_CURRENT_LINE_BASE_IDX                                                       2
#define mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_SNAPSHOT                                                      0x29cb
#define mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_SNAPSHOT_BASE_IDX                                             2
#define mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_MODE                                                          0x29cc
#define mmDPRX_SD0_DPRX_SD_DISPLAY_TIMER_MODE_BASE_IDX                                                 2
#define mmDPRX_SD0_DPRX_SD_MSE_SAT                                                                     0x29ce
#define mmDPRX_SD0_DPRX_SD_MSE_SAT_BASE_IDX                                                            2
#define mmDPRX_SD0_DPRX_SD_MSE_FORCE_UPDATE                                                            0x29cf
#define mmDPRX_SD0_DPRX_SD_MSE_FORCE_UPDATE_BASE_IDX                                                   2
#define mmDPRX_SD0_DPRX_SD_MSE_SAT_ACTIVE                                                              0x29d0
#define mmDPRX_SD0_DPRX_SD_MSE_SAT_ACTIVE_BASE_IDX                                                     2
#define mmDPRX_SD0_DPRX_SD_V_PARAMETER                                                                 0x29d1
#define mmDPRX_SD0_DPRX_SD_V_PARAMETER_BASE_IDX                                                        2
#define mmDPRX_SD0_DPRX_SD_PIXEL_FORMAT                                                                0x29d2
#define mmDPRX_SD0_DPRX_SD_PIXEL_FORMAT_BASE_IDX                                                       2
#define mmDPRX_SD0_DPRX_SD_MSA_RECEIVED_STATUS                                                         0x29d3
#define mmDPRX_SD0_DPRX_SD_MSA_RECEIVED_STATUS_BASE_IDX                                                2
#define mmDPRX_SD0_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED                                                 0x29d4
#define mmDPRX_SD0_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED_BASE_IDX                                        2
#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_STATUS                                                         0x29d5
#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_STATUS_BASE_IDX                                                2
#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_CONTROL                                                        0x29d6
#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER0_CONTROL_BASE_IDX                                               2
#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_STATUS                                                         0x29d7
#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_STATUS_BASE_IDX                                                2
#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_CONTROL                                                        0x29d8
#define mmDPRX_SD0_DPRX_SD_LINE_NUMBER1_CONTROL_BASE_IDX                                               2
#define mmDPRX_SD0_DPRX_SD_MAIN_DEFRAMING_ERROR                                                        0x29d9
#define mmDPRX_SD0_DPRX_SD_MAIN_DEFRAMING_ERROR_BASE_IDX                                               2
#define mmDPRX_SD0_DPRX_SD_VBID_MAJORITY_VOTE                                                          0x29da
#define mmDPRX_SD0_DPRX_SD_VBID_MAJORITY_VOTE_BASE_IDX                                                 2
#define mmDPRX_SD0_DPRX_SD_SECONDARY_DEFRAMING_ERROR                                                   0x29db
#define mmDPRX_SD0_DPRX_SD_SECONDARY_DEFRAMING_ERROR_BASE_IDX                                          2
#define mmDPRX_SD0_DPRX_SD_VCPF_PHASE_LOCKED                                                           0x29dc
#define mmDPRX_SD0_DPRX_SD_VCPF_PHASE_LOCKED_BASE_IDX                                                  2
#define mmDPRX_SD0_DPRX_SD_VCPF_PHASE_ERROR                                                            0x29dd
#define mmDPRX_SD0_DPRX_SD_VCPF_PHASE_ERROR_BASE_IDX                                                   2
#define mmDPRX_SD0_DPRX_SD_MAJORITY_VOTE_ERROR                                                         0x29de
#define mmDPRX_SD0_DPRX_SD_MAJORITY_VOTE_ERROR_BASE_IDX                                                2
#define mmDPRX_SD0_DPRX_SD_PIXEL_FIFO_ERROR                                                            0x29df
#define mmDPRX_SD0_DPRX_SD_PIXEL_FIFO_ERROR_BASE_IDX                                                   2
#define mmDPRX_SD0_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH                                                  0x29e1
#define mmDPRX_SD0_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH_BASE_IDX                                         2
#define mmDPRX_SD0_DPRX_SD_SDP_STEER                                                                   0x29e3
#define mmDPRX_SD0_DPRX_SD_SDP_STEER_BASE_IDX                                                          2
#define mmDPRX_SD0_DPRX_SD_SDP_RECEIVED_STATUS                                                         0x29e4
#define mmDPRX_SD0_DPRX_SD_SDP_RECEIVED_STATUS_BASE_IDX                                                2
#define mmDPRX_SD0_DPRX_SD_SDP_LEVEL                                                                   0x29e5
#define mmDPRX_SD0_DPRX_SD_SDP_LEVEL_BASE_IDX                                                          2
#define mmDPRX_SD0_DPRX_SD_SDP_DATA                                                                    0x29e6
#define mmDPRX_SD0_DPRX_SD_SDP_DATA_BASE_IDX                                                           2
#define mmDPRX_SD0_DPRX_SD_SDP_ERROR                                                                   0x29e7
#define mmDPRX_SD0_DPRX_SD_SDP_ERROR_BASE_IDX                                                          2
#define mmDPRX_SD0_DPRX_SD_AUDIO_HEADER                                                                0x29e8
#define mmDPRX_SD0_DPRX_SD_AUDIO_HEADER_BASE_IDX                                                       2
#define mmDPRX_SD0_DPRX_SD_AUDIO_FIFO_ERROR                                                            0x29e9
#define mmDPRX_SD0_DPRX_SD_AUDIO_FIFO_ERROR_BASE_IDX                                                   2
#define mmDPRX_SD0_DPRX_SD_SDP_CONTROL                                                                 0x29ea
#define mmDPRX_SD0_DPRX_SD_SDP_CONTROL_BASE_IDX                                                        2
#define mmDPRX_SD0_DPRX_SD_V_TOTAL_MEASURED                                                            0x29eb
#define mmDPRX_SD0_DPRX_SD_V_TOTAL_MEASURED_BASE_IDX                                                   2
#define mmDPRX_SD0_DPRX_SD_H_TOTAL_MEASURED                                                            0x29ec
#define mmDPRX_SD0_DPRX_SD_H_TOTAL_MEASURED_BASE_IDX                                                   2
#define mmDPRX_SD0_DPRX_SD_BS_COUNTER                                                                  0x29ed
#define mmDPRX_SD0_DPRX_SD_BS_COUNTER_BASE_IDX                                                         2
#define mmDPRX_SD0_DPRX_SD_MSE_ACT_HANDLED                                                             0x29ee
#define mmDPRX_SD0_DPRX_SD_MSE_ACT_HANDLED_BASE_IDX                                                    2


// addressBlock: dce_dc_dprx_sd1_dispdec
// base address: 0x180
#define mmDPRX_SD1_DPRX_SD_CONTROL                                                                     0x2a1e
#define mmDPRX_SD1_DPRX_SD_CONTROL_BASE_IDX                                                            2
#define mmDPRX_SD1_DPRX_SD_STREAM_ENABLE                                                               0x2a1f
#define mmDPRX_SD1_DPRX_SD_STREAM_ENABLE_BASE_IDX                                                      2
#define mmDPRX_SD1_DPRX_SD_MSA0                                                                        0x2a20
#define mmDPRX_SD1_DPRX_SD_MSA0_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_MSA1                                                                        0x2a21
#define mmDPRX_SD1_DPRX_SD_MSA1_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_MSA2                                                                        0x2a22
#define mmDPRX_SD1_DPRX_SD_MSA2_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_MSA3                                                                        0x2a23
#define mmDPRX_SD1_DPRX_SD_MSA3_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_MSA4                                                                        0x2a24
#define mmDPRX_SD1_DPRX_SD_MSA4_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_MSA5                                                                        0x2a25
#define mmDPRX_SD1_DPRX_SD_MSA5_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_MSA6                                                                        0x2a26
#define mmDPRX_SD1_DPRX_SD_MSA6_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_MSA7                                                                        0x2a27
#define mmDPRX_SD1_DPRX_SD_MSA7_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_MSA8                                                                        0x2a28
#define mmDPRX_SD1_DPRX_SD_MSA8_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_VBID                                                                        0x2a29
#define mmDPRX_SD1_DPRX_SD_VBID_BASE_IDX                                                               2
#define mmDPRX_SD1_DPRX_SD_CURRENT_LINE                                                                0x2a2a
#define mmDPRX_SD1_DPRX_SD_CURRENT_LINE_BASE_IDX                                                       2
#define mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_SNAPSHOT                                                      0x2a2b
#define mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_SNAPSHOT_BASE_IDX                                             2
#define mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_MODE                                                          0x2a2c
#define mmDPRX_SD1_DPRX_SD_DISPLAY_TIMER_MODE_BASE_IDX                                                 2
#define mmDPRX_SD1_DPRX_SD_MSE_SAT                                                                     0x2a2e
#define mmDPRX_SD1_DPRX_SD_MSE_SAT_BASE_IDX                                                            2
#define mmDPRX_SD1_DPRX_SD_MSE_FORCE_UPDATE                                                            0x2a2f
#define mmDPRX_SD1_DPRX_SD_MSE_FORCE_UPDATE_BASE_IDX                                                   2
#define mmDPRX_SD1_DPRX_SD_MSE_SAT_ACTIVE                                                              0x2a30
#define mmDPRX_SD1_DPRX_SD_MSE_SAT_ACTIVE_BASE_IDX                                                     2
#define mmDPRX_SD1_DPRX_SD_V_PARAMETER                                                                 0x2a31
#define mmDPRX_SD1_DPRX_SD_V_PARAMETER_BASE_IDX                                                        2
#define mmDPRX_SD1_DPRX_SD_PIXEL_FORMAT                                                                0x2a32
#define mmDPRX_SD1_DPRX_SD_PIXEL_FORMAT_BASE_IDX                                                       2
#define mmDPRX_SD1_DPRX_SD_MSA_RECEIVED_STATUS                                                         0x2a33
#define mmDPRX_SD1_DPRX_SD_MSA_RECEIVED_STATUS_BASE_IDX                                                2
#define mmDPRX_SD1_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED                                                 0x2a34
#define mmDPRX_SD1_DPRX_SD_VIDEO_STREAM_STATUS_TOGGLED_BASE_IDX                                        2
#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_STATUS                                                         0x2a35
#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_STATUS_BASE_IDX                                                2
#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_CONTROL                                                        0x2a36
#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER0_CONTROL_BASE_IDX                                               2
#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_STATUS                                                         0x2a37
#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_STATUS_BASE_IDX                                                2
#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_CONTROL                                                        0x2a38
#define mmDPRX_SD1_DPRX_SD_LINE_NUMBER1_CONTROL_BASE_IDX                                               2
#define mmDPRX_SD1_DPRX_SD_MAIN_DEFRAMING_ERROR                                                        0x2a39
#define mmDPRX_SD1_DPRX_SD_MAIN_DEFRAMING_ERROR_BASE_IDX                                               2
#define mmDPRX_SD1_DPRX_SD_VBID_MAJORITY_VOTE                                                          0x2a3a
#define mmDPRX_SD1_DPRX_SD_VBID_MAJORITY_VOTE_BASE_IDX                                                 2
#define mmDPRX_SD1_DPRX_SD_SECONDARY_DEFRAMING_ERROR                                                   0x2a3b
#define mmDPRX_SD1_DPRX_SD_SECONDARY_DEFRAMING_ERROR_BASE_IDX                                          2
#define mmDPRX_SD1_DPRX_SD_VCPF_PHASE_LOCKED                                                           0x2a3c
#define mmDPRX_SD1_DPRX_SD_VCPF_PHASE_LOCKED_BASE_IDX                                                  2
#define mmDPRX_SD1_DPRX_SD_VCPF_PHASE_ERROR                                                            0x2a3d
#define mmDPRX_SD1_DPRX_SD_VCPF_PHASE_ERROR_BASE_IDX                                                   2
#define mmDPRX_SD1_DPRX_SD_MAJORITY_VOTE_ERROR                                                         0x2a3e
#define mmDPRX_SD1_DPRX_SD_MAJORITY_VOTE_ERROR_BASE_IDX                                                2
#define mmDPRX_SD1_DPRX_SD_PIXEL_FIFO_ERROR                                                            0x2a3f
#define mmDPRX_SD1_DPRX_SD_PIXEL_FIFO_ERROR_BASE_IDX                                                   2
#define mmDPRX_SD1_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH                                                  0x2a41
#define mmDPRX_SD1_DPRX_SD_MAXIMUM_SDP_PAYLOAD_LENGTH_BASE_IDX                                         2
#define mmDPRX_SD1_DPRX_SD_SDP_STEER                                                                   0x2a43
#define mmDPRX_SD1_DPRX_SD_SDP_STEER_BASE_IDX                                                          2
#define mmDPRX_SD1_DPRX_SD_SDP_RECEIVED_STATUS                                                         0x2a44
#define mmDPRX_SD1_DPRX_SD_SDP_RECEIVED_STATUS_BASE_IDX                                                2
#define mmDPRX_SD1_DPRX_SD_SDP_LEVEL                                                                   0x2a45
#define mmDPRX_SD1_DPRX_SD_SDP_LEVEL_BASE_IDX                                                          2
#define mmDPRX_SD1_DPRX_SD_SDP_DATA                                                                    0x2a46
#define mmDPRX_SD1_DPRX_SD_SDP_DATA_BASE_IDX                                                           2
#define mmDPRX_SD1_DPRX_SD_SDP_ERROR                                                                   0x2a47
#define mmDPRX_SD1_DPRX_SD_SDP_ERROR_BASE_IDX                                                          2
#define mmDPRX_SD1_DPRX_SD_AUDIO_HEADER                                                                0x2a48
#define mmDPRX_SD1_DPRX_SD_AUDIO_HEADER_BASE_IDX                                                       2
#define mmDPRX_SD1_DPRX_SD_AUDIO_FIFO_ERROR                                                            0x2a49
#define mmDPRX_SD1_DPRX_SD_AUDIO_FIFO_ERROR_BASE_IDX                                                   2
#define mmDPRX_SD1_DPRX_SD_SDP_CONTROL                                                                 0x2a4a
#define mmDPRX_SD1_DPRX_SD_SDP_CONTROL_BASE_IDX                                                        2
#define mmDPRX_SD1_DPRX_SD_V_TOTAL_MEASURED                                                            0x2a4b
#define mmDPRX_SD1_DPRX_SD_V_TOTAL_MEASURED_BASE_IDX                                                   2
#define mmDPRX_SD1_DPRX_SD_H_TOTAL_MEASURED                                                            0x2a4c
#define mmDPRX_SD1_DPRX_SD_H_TOTAL_MEASURED_BASE_IDX                                                   2
#define mmDPRX_SD1_DPRX_SD_BS_COUNTER                                                                  0x2a4d
#define mmDPRX_SD1_DPRX_SD_BS_COUNTER_BASE_IDX                                                         2
#define mmDPRX_SD1_DPRX_SD_MSE_ACT_HANDLED                                                             0x2a4e
#define mmDPRX_SD1_DPRX_SD_MSE_ACT_HANDLED_BASE_IDX                                                    2


// addressBlock: dce_dc_dc_perfmon10_dispdec
// base address: 0xacf8
#define mmDC_PERFMON10_PERFCOUNTER_CNTL                                                                0x2b5e
#define mmDC_PERFMON10_PERFCOUNTER_CNTL_BASE_IDX                                                       2
#define mmDC_PERFMON10_PERFCOUNTER_CNTL2                                                               0x2b5f
#define mmDC_PERFMON10_PERFCOUNTER_CNTL2_BASE_IDX                                                      2
#define mmDC_PERFMON10_PERFCOUNTER_STATE                                                               0x2b60
#define mmDC_PERFMON10_PERFCOUNTER_STATE_BASE_IDX                                                      2
#define mmDC_PERFMON10_PERFMON_CNTL                                                                    0x2b61
#define mmDC_PERFMON10_PERFMON_CNTL_BASE_IDX                                                           2
#define mmDC_PERFMON10_PERFMON_CNTL2                                                                   0x2b62
#define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX                                                          2
#define mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC                                                         0x2b63
#define mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2
#define mmDC_PERFMON10_PERFMON_CVALUE_LOW                                                              0x2b64
#define mmDC_PERFMON10_PERFMON_CVALUE_LOW_BASE_IDX                                                     2
#define mmDC_PERFMON10_PERFMON_HI                                                                      0x2b65
#define mmDC_PERFMON10_PERFMON_HI_BASE_IDX                                                             2
#define mmDC_PERFMON10_PERFMON_LOW                                                                     0x2b66
#define mmDC_PERFMON10_PERFMON_LOW_BASE_IDX                                                            2


// addressBlock: dce_dc_dc_zcalregs_dispdec
// base address: 0x0
#define mmCOMP_EN_CTL                                                                                  0x2d96
#define mmCOMP_EN_CTL_BASE_IDX                                                                         2
#define mmCOMP_EN_DFX                                                                                  0x2d97
#define mmCOMP_EN_DFX_BASE_IDX                                                                         2
#define mmZCAL_FUSES                                                                                   0x2d98
#define mmZCAL_FUSES_BASE_IDX                                                                          2


// addressBlock: dce_dc_dispdec_VGA_MEM_WRITE_PAGE_ADDR
// base address: 0x48
//#define mmVGA_dispdec_VGA_MEM_WRITE_PAGE_ADDR                                                          0x0012


// addressBlock: dce_dc_dispdec_VGA_MEM_READ_PAGE_ADDR
// base address: 0x4c
//#define mmVGA_dispdec_VGA_MEM_READ_PAGE_ADDR                                                           0x0014


// addressBlock: dce_dc_dispdec[948..986]
// base address: 0x3b4
//#define mmVGA_CRTC8_IDX                                                                                0x002d
//#define mmVGA_CRTC8_DATA                                                                               0x002d
//#define mmVGA_GENFC_WT                                                                                 0x002e
//#define mmVGA_GENS1                                                                                    0x002e
//#define mmVGA_ATTRDW                                                                                   0x0030
//#define mmVGA_ATTRX                                                                                    0x0030
//#define mmVGA_ATTRDR                                                                                   0x0030
//#define mmVGA_GENMO_WT                                                                                 0x0030
//#define mmVGA_GENS0                                                                                    0x0030
//#define mmVGA_GENENB                                                                                   0x0030
//#define mmVGA_SEQ8_IDX                                                                                 0x0031
//#define mmVGA_SEQ8_DATA                                                                                0x0031
//#define mmVGA_DAC_MASK                                                                                 0x0031
//#define mmVGA_DAC_R_INDEX                                                                              0x0031
//#define mmVGA_DAC_W_INDEX                                                                              0x0032
//#define mmVGA_DAC_DATA                                                                                 0x0032
//#define mmVGA_GENFC_RD                                                                                 0x0032
//#define mmVGA_GENMO_RD                                                                                 0x0033
//#define mmVGA_GRPH8_IDX                                                                                0x0033
//#define mmVGA_GRPH8_DATA                                                                               0x0033
//#define mmVGA_CRTC8_IDX_1                                                                              0x0035
//#define mmVGA_CRTC8_DATA_1                                                                             0x0035
//#define mmVGA_GENFC_WT_1                                                                               0x0036
//#define mmVGA_GENS1_1                                                                                  0x0036


// addressBlock: dce_dc_azdec
// base address: 0x0
#define mmCORB_WRITE_POINTER                                                                           0x0000
#define mmCORB_WRITE_POINTER_BASE_IDX                                                                  0
#define mmCORB_READ_POINTER                                                                            0x0000
#define mmCORB_READ_POINTER_BASE_IDX                                                                   0
#define mmCORB_CONTROL                                                                                 0x0001
#define mmCORB_CONTROL_BASE_IDX                                                                        0
#define mmCORB_STATUS                                                                                  0x0001
#define mmCORB_STATUS_BASE_IDX                                                                         0
#define mmCORB_SIZE                                                                                    0x0001
#define mmCORB_SIZE_BASE_IDX                                                                           0
#define mmRIRB_LOWER_BASE_ADDRESS                                                                      0x0002
#define mmRIRB_LOWER_BASE_ADDRESS_BASE_IDX                                                             0
#define mmRIRB_UPPER_BASE_ADDRESS                                                                      0x0003
#define mmRIRB_UPPER_BASE_ADDRESS_BASE_IDX                                                             0
#define mmRIRB_WRITE_POINTER                                                                           0x0004
#define mmRIRB_WRITE_POINTER_BASE_IDX                                                                  0
#define mmRESPONSE_INTERRUPT_COUNT                                                                     0x0004
#define mmRESPONSE_INTERRUPT_COUNT_BASE_IDX                                                            0
#define mmRIRB_CONTROL                                                                                 0x0005
#define mmRIRB_CONTROL_BASE_IDX                                                                        0
#define mmRIRB_STATUS                                                                                  0x0005
#define mmRIRB_STATUS_BASE_IDX                                                                         0
#define mmRIRB_SIZE                                                                                    0x0005
#define mmRIRB_SIZE_BASE_IDX                                                                           0
#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA                                            0x0006
#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA_BASE_IDX                                   0
#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX                                           0x0006
#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX_BASE_IDX                                  0
#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                           0x0006
#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                  0
#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                          0x0006
#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                 0
#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                               0x0006
#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                      0
#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                              0x0006
#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                     0
#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE                                                           0x0006
#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_BASE_IDX                                                  0
#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                                      0x0006
#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                             0
#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                                     0x0006
#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                            0
#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE                                                           0x0007
#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE_BASE_IDX                                                  0
#define mmIMMEDIATE_COMMAND_STATUS                                                                     0x0008
#define mmIMMEDIATE_COMMAND_STATUS_BASE_IDX                                                            0
#define mmDMA_POSITION_LOWER_BASE_ADDRESS                                                              0x000a
#define mmDMA_POSITION_LOWER_BASE_ADDRESS_BASE_IDX                                                     0
#define mmDMA_POSITION_UPPER_BASE_ADDRESS                                                              0x000b
#define mmDMA_POSITION_UPPER_BASE_ADDRESS_BASE_IDX                                                     0
#define mmWALL_CLOCK_COUNTER_ALIAS                                                                     0x074c
#define mmWALL_CLOCK_COUNTER_ALIAS_BASE_IDX                                                            1


// addressBlock: dce_dc_azstream0_azdec
// base address: 0x0
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x000e
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x000f
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0010
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0011
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x0012
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x0012
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x0014
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x0015
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0761
#define mmAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1


// addressBlock: dce_dc_azstream1_azdec
// base address: 0x20
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x0016
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x0017
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0018
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0019
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x001a
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x001a
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x001c
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x001d
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0769
#define mmAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1


// addressBlock: dce_dc_azstream2_azdec
// base address: 0x40
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x001e
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x001f
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0020
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0021
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x0022
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x0022
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x0024
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x0025
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0771
#define mmAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1


// addressBlock: dce_dc_azstream3_azdec
// base address: 0x60
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x0026
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x0027
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0028
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0029
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x002a
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x002a
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x002c
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x002d
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0779
#define mmAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1


// addressBlock: dce_dc_azstream4_azdec
// base address: 0x80
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x002e
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x002f
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0030
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0031
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x0032
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x0032
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x0034
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x0035
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0781
#define mmAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1


// addressBlock: dce_dc_azstream5_azdec
// base address: 0xa0
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x0036
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x0037
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0038
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0039
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x003a
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x003a
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x003c
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x003d
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0789
#define mmAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1


// addressBlock: dce_dc_azstream6_azdec
// base address: 0xc0
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x003e
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x003f
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0040
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0041
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x0042
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x0042
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x0044
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x0045
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0791
#define mmAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1


// addressBlock: dce_dc_azstream7_azdec
// base address: 0xe0
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x0046
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               0
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x0047
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  0
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x0048
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             0
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x0049
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 0
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x004a
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        0
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x004a
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           0
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x004c
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x004d
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   0
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x0799
#define mmAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            1


// addressBlock: azf0stream0_streamind
// base address: 0x0
#define ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream1_streamind
// base address: 0x0
#define ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream2_streamind
// base address: 0x0
#define ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream3_streamind
// base address: 0x0
#define ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream4_streamind
// base address: 0x0
#define ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream5_streamind
// base address: 0x0
#define ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream6_streamind
// base address: 0x0
#define ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream7_streamind
// base address: 0x0
#define ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream8_streamind
// base address: 0x0
#define ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream9_streamind
// base address: 0x0
#define ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000
#define ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001
#define ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002
#define ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003
#define ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004


// addressBlock: azf0stream10_streamind
// base address: 0x0
#define ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000
#define ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001
#define ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002
#define ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003
#define ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004


// addressBlock: azf0stream11_streamind
// base address: 0x0
#define ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000
#define ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001
#define ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002
#define ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003
#define ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004


// addressBlock: azf0stream12_streamind
// base address: 0x0
#define ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000
#define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001
#define ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002
#define ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003
#define ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004


// addressBlock: azf0stream13_streamind
// base address: 0x0
#define ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000
#define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001
#define ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002
#define ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003
#define ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004


// addressBlock: azf0stream14_streamind
// base address: 0x0
#define ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000
#define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001
#define ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002
#define ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003
#define ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004


// addressBlock: azf0stream15_streamind
// base address: 0x0
#define ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000
#define ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001
#define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002
#define ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003
#define ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004


// addressBlock: azf0endpoint0_endpointind
// base address: 0x0
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058
#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059
#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a
#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b
#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c
#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d
#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e
#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f
#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060
#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069
#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a
#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b
#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c
#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d
#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e


// addressBlock: azf0endpoint1_endpointind
// base address: 0x0
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058
#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059
#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a
#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b
#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c
#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d
#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e
#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f
#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060
#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069
#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a
#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b
#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c
#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d
#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e


// addressBlock: azf0endpoint2_endpointind
// base address: 0x0
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058
#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059
#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a
#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b
#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c
#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d
#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e
#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f
#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060
#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069
#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a
#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b
#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c
#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d
#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e


// addressBlock: azf0endpoint3_endpointind
// base address: 0x0
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058
#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059
#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a
#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b
#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c
#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d
#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e
#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f
#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060
#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069
#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a
#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b
#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c
#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d
#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e


// addressBlock: azf0endpoint4_endpointind
// base address: 0x0
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058
#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059
#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a
#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b
#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c
#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d
#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e
#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f
#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060
#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069
#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a
#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b
#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c
#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d
#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e


// addressBlock: azf0endpoint5_endpointind
// base address: 0x0
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058
#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059
#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a
#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b
#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c
#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d
#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e
#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f
#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060
#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069
#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a
#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b
#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c
#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d
#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e


// addressBlock: azf0endpoint6_endpointind
// base address: 0x0
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058
#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059
#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a
#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b
#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c
#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d
#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e
#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f
#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060
#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069
#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a
#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b
#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c
#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d
#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e


// addressBlock: azf0endpoint7_endpointind
// base address: 0x0
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058
#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059
#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a
#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b
#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c
#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d
#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e
#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f
#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060
#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069
#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a
#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b
#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c
#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d
#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e


// addressBlock: azf0inputendpoint0_inputendpointind
// base address: 0x0
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067
#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068


// addressBlock: azf0inputendpoint1_inputendpointind
// base address: 0x0
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067
#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068


// addressBlock: azf0inputendpoint2_inputendpointind
// base address: 0x0
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067
#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068


// addressBlock: azf0inputendpoint3_inputendpointind
// base address: 0x0
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067
#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068


// addressBlock: azf0inputendpoint4_inputendpointind
// base address: 0x0
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067
#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068


// addressBlock: azf0inputendpoint5_inputendpointind
// base address: 0x0
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067
#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068


// addressBlock: azf0inputendpoint6_inputendpointind
// base address: 0x0
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067
#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068


// addressBlock: azf0inputendpoint7_inputendpointind
// base address: 0x0
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067
#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068


// addressBlock: f2codecind
// base address: 0x0
#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0f00
#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0f02
#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT                                        0x0f04
#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x1705
#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x1720
#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2                                     0x1721
#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3                                     0x1722
#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4                                     0x1723
#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x1770
#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET                                                       0x17ff
#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT                                    0x1f04
#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x1f05
#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x1f0a
#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x1f0b
#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x1f0f
#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                                           0x2200
#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                          0x2706
#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                                          0x270d
#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2                                        0x270e
#define ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL                                                     0x2724
#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3                                        0x273e
#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE                                                  0x2770
#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                              0x2771
#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x2f09
#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                                     0x2f0a
#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                                           0x2f0b
#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY                                   0x3702
#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL                                                   0x3707
#define ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                                             0x3708
#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                               0x3709
#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                                   0x371c
#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                                 0x371d
#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                                 0x371e
#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                                 0x371f
#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION                                      0x3770
#define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION                                               0x3771
#define ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO                                                    0x3772
#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR                                                 0x3776
#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA                                            0x3776
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE                                            0x3777
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE                                            0x3778
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE                                            0x3779
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE                                            0x377a
#define ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC                                                          0x377b
#define ixAZALIA_F2_CODEC_PIN_CONTROL_HBR                                                              0x377c
#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX                                            0x3780
#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA                                             0x3781
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE                                             0x3785
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE                                             0x3786
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE                                             0x3787
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE                                             0x3788
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                                0x3789
#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                                    0x378a
#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                                    0x378b
#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                                    0x378c
#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                                    0x378d
#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                                    0x378e
#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                                    0x378f
#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                                    0x3790
#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                                    0x3791
#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                                    0x3792
#define ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO                                                         0x3793
#define ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                                            0x3797
#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                            0x3798
#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB                                                             0x3799
#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                              0x379a
#define ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE                                                      0x379b
#define ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED                                                   0x379c
#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                                  0x379d
#define ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                                 0x379e
#define ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                      0x3f09
#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES                                                   0x3f0c
#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH                                         0x3f0e
#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                                     0x6200
#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                    0x6706
#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                                    0x670d
#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                          0x6f09
#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                               0x6f0a
#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                                     0x6f0b
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                                             0x7707
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                                       0x7708
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE                                         0x7709
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                             0x771c
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                           0x771d
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                           0x771e
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                           0x771f
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                                         0x7771
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE                                       0x7777
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE                                       0x7778
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE                                       0x7779
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE                                       0x777a
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR                                                        0x777c
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE                                       0x7785
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE                                       0x7786
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE                                       0x7787
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE                                       0x7788
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                      0x7798
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB                                                       0x7799
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                        0x779a
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                                       0x779b
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME                                                  0x779c
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L                                           0x779d
#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H                                           0x779e
#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x7f09
#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                                             0x7f0c


// addressBlock: descriptorind
// base address: 0x0
#define ixAUDIO_DESCRIPTOR0                                                                            0x0001
#define ixAUDIO_DESCRIPTOR1                                                                            0x0002
#define ixAUDIO_DESCRIPTOR2                                                                            0x0003
#define ixAUDIO_DESCRIPTOR3                                                                            0x0004
#define ixAUDIO_DESCRIPTOR4                                                                            0x0005
#define ixAUDIO_DESCRIPTOR5                                                                            0x0006
#define ixAUDIO_DESCRIPTOR6                                                                            0x0007
#define ixAUDIO_DESCRIPTOR7                                                                            0x0008
#define ixAUDIO_DESCRIPTOR8                                                                            0x0009
#define ixAUDIO_DESCRIPTOR9                                                                            0x000a
#define ixAUDIO_DESCRIPTOR10                                                                           0x000b
#define ixAUDIO_DESCRIPTOR11                                                                           0x000c
#define ixAUDIO_DESCRIPTOR12                                                                           0x000d
#define ixAUDIO_DESCRIPTOR13                                                                           0x000e


// addressBlock: sinkinfoind
// base address: 0x0
#define ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID                                                  0x0000
#define ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID                                                       0x0001
#define ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN                                             0x0002
#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0                                                          0x0003
#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1                                                          0x0004
#define ixSINK_DESCRIPTION0                                                                            0x0005
#define ixSINK_DESCRIPTION1                                                                            0x0006
#define ixSINK_DESCRIPTION2                                                                            0x0007
#define ixSINK_DESCRIPTION3                                                                            0x0008
#define ixSINK_DESCRIPTION4                                                                            0x0009
#define ixSINK_DESCRIPTION5                                                                            0x000a
#define ixSINK_DESCRIPTION6                                                                            0x000b
#define ixSINK_DESCRIPTION7                                                                            0x000c
#define ixSINK_DESCRIPTION8                                                                            0x000d
#define ixSINK_DESCRIPTION9                                                                            0x000e
#define ixSINK_DESCRIPTION10                                                                           0x000f
#define ixSINK_DESCRIPTION11                                                                           0x0010
#define ixSINK_DESCRIPTION12                                                                           0x0011
#define ixSINK_DESCRIPTION13                                                                           0x0012
#define ixSINK_DESCRIPTION14                                                                           0x0013
#define ixSINK_DESCRIPTION15                                                                           0x0014
#define ixSINK_DESCRIPTION16                                                                           0x0015
#define ixSINK_DESCRIPTION17                                                                           0x0016


// addressBlock: azinputcrc0resultind
// base address: 0x0
#define ixAZALIA_INPUT_CRC0_CHANNEL0                                                                   0x0000
#define ixAZALIA_INPUT_CRC0_CHANNEL1                                                                   0x0001
#define ixAZALIA_INPUT_CRC0_CHANNEL2                                                                   0x0002
#define ixAZALIA_INPUT_CRC0_CHANNEL3                                                                   0x0003
#define ixAZALIA_INPUT_CRC0_CHANNEL4                                                                   0x0004
#define ixAZALIA_INPUT_CRC0_CHANNEL5                                                                   0x0005
#define ixAZALIA_INPUT_CRC0_CHANNEL6                                                                   0x0006
#define ixAZALIA_INPUT_CRC0_CHANNEL7                                                                   0x0007


// addressBlock: azinputcrc1resultind
// base address: 0x0
#define ixAZALIA_INPUT_CRC1_CHANNEL0                                                                   0x0000
#define ixAZALIA_INPUT_CRC1_CHANNEL1                                                                   0x0001
#define ixAZALIA_INPUT_CRC1_CHANNEL2                                                                   0x0002
#define ixAZALIA_INPUT_CRC1_CHANNEL3                                                                   0x0003
#define ixAZALIA_INPUT_CRC1_CHANNEL4                                                                   0x0004
#define ixAZALIA_INPUT_CRC1_CHANNEL5                                                                   0x0005
#define ixAZALIA_INPUT_CRC1_CHANNEL6                                                                   0x0006
#define ixAZALIA_INPUT_CRC1_CHANNEL7                                                                   0x0007


// addressBlock: azcrc0resultind
// base address: 0x0
#define ixAZALIA_CRC0_CHANNEL0                                                                         0x0000
#define ixAZALIA_CRC0_CHANNEL1                                                                         0x0001
#define ixAZALIA_CRC0_CHANNEL2                                                                         0x0002
#define ixAZALIA_CRC0_CHANNEL3                                                                         0x0003
#define ixAZALIA_CRC0_CHANNEL4                                                                         0x0004
#define ixAZALIA_CRC0_CHANNEL5                                                                         0x0005
#define ixAZALIA_CRC0_CHANNEL6                                                                         0x0006
#define ixAZALIA_CRC0_CHANNEL7                                                                         0x0007


// addressBlock: azcrc1resultind
// base address: 0x0
#define ixAZALIA_CRC1_CHANNEL0                                                                         0x0000
#define ixAZALIA_CRC1_CHANNEL1                                                                         0x0001
#define ixAZALIA_CRC1_CHANNEL2                                                                         0x0002
#define ixAZALIA_CRC1_CHANNEL3                                                                         0x0003
#define ixAZALIA_CRC1_CHANNEL4                                                                         0x0004
#define ixAZALIA_CRC1_CHANNEL5                                                                         0x0005
#define ixAZALIA_CRC1_CHANNEL6                                                                         0x0006
#define ixAZALIA_CRC1_CHANNEL7                                                                         0x0007


// addressBlock: vgaseqind
// base address: 0x0
#define ixSEQ00                                                                                        0x0000
#define ixSEQ01                                                                                        0x0001
#define ixSEQ02                                                                                        0x0002
#define ixSEQ03                                                                                        0x0003
#define ixSEQ04                                                                                        0x0004


// addressBlock: vgacrtind
// base address: 0x0
#define ixCRT00                                                                                        0x0000
#define ixCRT01                                                                                        0x0001
#define ixCRT02                                                                                        0x0002
#define ixCRT03                                                                                        0x0003
#define ixCRT04                                                                                        0x0004
#define ixCRT05                                                                                        0x0005
#define ixCRT06                                                                                        0x0006
#define ixCRT07                                                                                        0x0007
#define ixCRT08                                                                                        0x0008
#define ixCRT09                                                                                        0x0009
#define ixCRT0A                                                                                        0x000a
#define ixCRT0B                                                                                        0x000b
#define ixCRT0C                                                                                        0x000c
#define ixCRT0D                                                                                        0x000d
#define ixCRT0E                                                                                        0x000e
#define ixCRT0F                                                                                        0x000f
#define ixCRT10                                                                                        0x0010
#define ixCRT11                                                                                        0x0011
#define ixCRT12                                                                                        0x0012
#define ixCRT13                                                                                        0x0013
#define ixCRT14                                                                                        0x0014
#define ixCRT15                                                                                        0x0015
#define ixCRT16                                                                                        0x0016
#define ixCRT17                                                                                        0x0017
#define ixCRT18                                                                                        0x0018
#define ixCRT1E                                                                                        0x001e
#define ixCRT1F                                                                                        0x001f
#define ixCRT22                                                                                        0x0022


// addressBlock: vgagrphind
// base address: 0x0
#define ixGRA00                                                                                        0x0000
#define ixGRA01                                                                                        0x0001
#define ixGRA02                                                                                        0x0002
#define ixGRA03                                                                                        0x0003
#define ixGRA04                                                                                        0x0004
#define ixGRA05                                                                                        0x0005
#define ixGRA06                                                                                        0x0006
#define ixGRA07                                                                                        0x0007
#define ixGRA08                                                                                        0x0008


// addressBlock: vgaattrind
// base address: 0x0
#define ixATTR00                                                                                       0x0000
#define ixATTR01                                                                                       0x0001
#define ixATTR02                                                                                       0x0002
#define ixATTR03                                                                                       0x0003
#define ixATTR04                                                                                       0x0004
#define ixATTR05                                                                                       0x0005
#define ixATTR06                                                                                       0x0006
#define ixATTR07                                                                                       0x0007
#define ixATTR08                                                                                       0x0008
#define ixATTR09                                                                                       0x0009
#define ixATTR0A                                                                                       0x000a
#define ixATTR0B                                                                                       0x000b
#define ixATTR0C                                                                                       0x000c
#define ixATTR0D                                                                                       0x000d
#define ixATTR0E                                                                                       0x000e
#define ixATTR0F                                                                                       0x000f
#define ixATTR10                                                                                       0x0010
#define ixATTR11                                                                                       0x0011
#define ixATTR12                                                                                       0x0012
#define ixATTR13                                                                                       0x0013
#define ixATTR14                                                                                       0x0014


#endif