summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include/asic_reg/umc/umc_6_7_0_offset.h
blob: 912955f75b14499994a8fd1aa478a73782930c13 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
/*
 * Copyright 2020 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */
#ifndef _umc_6_7_0_OFFSET_HEADER
#define _umc_6_7_0_OFFSET_HEADER



// addressBlock: umc_w_phy_umc0_mca_ip_umc0_mca_map
// base address: 0x50f00
#define regMCA_UMC_UMC0_MCUMC_STATUST0                                                                  0x03c2
#define regMCA_UMC_UMC0_MCUMC_STATUST0_BASE_IDX                                                         0
#define regMCA_UMC_UMC0_MCUMC_ADDRT0                                                                    0x03c4
#define regMCA_UMC_UMC0_MCUMC_ADDRT0_BASE_IDX                                                           0


// addressBlock: umc_w_phy_umc0_umcch0_umcchdec
// base address: 0x50000
#define regUMCCH0_0_BaseAddrCS0                                                                         0x0000
#define regUMCCH0_0_BaseAddrCS0_BASE_IDX                                                                0
#define regUMCCH0_0_AddrMaskCS01                                                                        0x0008
#define regUMCCH0_0_AddrMaskCS01_BASE_IDX                                                               0
#define regUMCCH0_0_AddrSelCS01                                                                         0x0010
#define regUMCCH0_0_AddrSelCS01_BASE_IDX                                                                0
#define regUMCCH0_0_AddrHashBank0                                                                       0x0032
#define regUMCCH0_0_AddrHashBank0_BASE_IDX                                                              0
#define regUMCCH0_0_AddrHashBank1                                                                       0x0033
#define regUMCCH0_0_AddrHashBank1_BASE_IDX                                                              0
#define regUMCCH0_0_AddrHashBank2                                                                       0x0034
#define regUMCCH0_0_AddrHashBank2_BASE_IDX                                                              0
#define regUMCCH0_0_AddrHashBank3                                                                       0x0035
#define regUMCCH0_0_AddrHashBank3_BASE_IDX                                                              0
#define regUMCCH0_0_AddrHashBank4                                                                       0x0036
#define regUMCCH0_0_AddrHashBank4_BASE_IDX                                                              0
#define regUMCCH0_0_AddrHashBank5                                                                       0x0037
#define regUMCCH0_0_AddrHashBank5_BASE_IDX                                                              0
#define regUMCCH0_0_UMC_CONFIG                                                                          0x0040
#define regUMCCH0_0_UMC_CONFIG_BASE_IDX                                                                 0
#define regUMCCH0_0_EccCtrl                                                                             0x0053
#define regUMCCH0_0_EccCtrl_BASE_IDX                                                                    0
#define regUMCCH0_0_UmcLocalCap                                                                         0x0306
#define regUMCCH0_0_UmcLocalCap_BASE_IDX                                                                0
#define regUMCCH0_0_EccErrCntSel                                                                        0x0328
#define regUMCCH0_0_EccErrCntSel_BASE_IDX                                                               0
#define regUMCCH0_0_EccErrCnt                                                                           0x0329
#define regUMCCH0_0_EccErrCnt_BASE_IDX                                                                  0
#define regUMCCH0_0_PerfMonCtlClk                                                                       0x0340
#define regUMCCH0_0_PerfMonCtlClk_BASE_IDX                                                              0
#define regUMCCH0_0_PerfMonCtrClk_Lo                                                                    0x0341
#define regUMCCH0_0_PerfMonCtrClk_Lo_BASE_IDX                                                           0
#define regUMCCH0_0_PerfMonCtrClk_Hi                                                                    0x0342
#define regUMCCH0_0_PerfMonCtrClk_Hi_BASE_IDX                                                           0
#define regUMCCH0_0_PerfMonCtl1                                                                         0x0344
#define regUMCCH0_0_PerfMonCtl1_BASE_IDX                                                                0
#define regUMCCH0_0_PerfMonCtr1_Lo                                                                      0x0345
#define regUMCCH0_0_PerfMonCtr1_Lo_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtr1_Hi                                                                      0x0346
#define regUMCCH0_0_PerfMonCtr1_Hi_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtl2                                                                         0x0347
#define regUMCCH0_0_PerfMonCtl2_BASE_IDX                                                                0
#define regUMCCH0_0_PerfMonCtr2_Lo                                                                      0x0348
#define regUMCCH0_0_PerfMonCtr2_Lo_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtr2_Hi                                                                      0x0349
#define regUMCCH0_0_PerfMonCtr2_Hi_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtl3                                                                         0x034a
#define regUMCCH0_0_PerfMonCtl3_BASE_IDX                                                                0
#define regUMCCH0_0_PerfMonCtr3_Lo                                                                      0x034b
#define regUMCCH0_0_PerfMonCtr3_Lo_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtr3_Hi                                                                      0x034c
#define regUMCCH0_0_PerfMonCtr3_Hi_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtl4                                                                         0x034d
#define regUMCCH0_0_PerfMonCtl4_BASE_IDX                                                                0
#define regUMCCH0_0_PerfMonCtr4_Lo                                                                      0x034e
#define regUMCCH0_0_PerfMonCtr4_Lo_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtr4_Hi                                                                      0x034f
#define regUMCCH0_0_PerfMonCtr4_Hi_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtl5                                                                         0x0350
#define regUMCCH0_0_PerfMonCtl5_BASE_IDX                                                                0
#define regUMCCH0_0_PerfMonCtr5_Lo                                                                      0x0351
#define regUMCCH0_0_PerfMonCtr5_Lo_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtr5_Hi                                                                      0x0352
#define regUMCCH0_0_PerfMonCtr5_Hi_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtl6                                                                         0x0353
#define regUMCCH0_0_PerfMonCtl6_BASE_IDX                                                                0
#define regUMCCH0_0_PerfMonCtr6_Lo                                                                      0x0354
#define regUMCCH0_0_PerfMonCtr6_Lo_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtr6_Hi                                                                      0x0355
#define regUMCCH0_0_PerfMonCtr6_Hi_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtl7                                                                         0x0356
#define regUMCCH0_0_PerfMonCtl7_BASE_IDX                                                                0
#define regUMCCH0_0_PerfMonCtr7_Lo                                                                      0x0357
#define regUMCCH0_0_PerfMonCtr7_Lo_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtr7_Hi                                                                      0x0358
#define regUMCCH0_0_PerfMonCtr7_Hi_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtl8                                                                         0x0359
#define regUMCCH0_0_PerfMonCtl8_BASE_IDX                                                                0
#define regUMCCH0_0_PerfMonCtr8_Lo                                                                      0x035a
#define regUMCCH0_0_PerfMonCtr8_Lo_BASE_IDX                                                             0
#define regUMCCH0_0_PerfMonCtr8_Hi                                                                      0x035b
#define regUMCCH0_0_PerfMonCtr8_Hi_BASE_IDX                                                             0


// addressBlock: umc_w_phy_umc0_umcch1_umcchdec
// base address: 0x51000
#define regUMCCH1_0_BaseAddrCS0                                                                         0x0400
#define regUMCCH1_0_BaseAddrCS0_BASE_IDX                                                                0
#define regUMCCH1_0_AddrMaskCS01                                                                        0x0408
#define regUMCCH1_0_AddrMaskCS01_BASE_IDX                                                               0
#define regUMCCH1_0_AddrSelCS01                                                                         0x0410
#define regUMCCH1_0_AddrSelCS01_BASE_IDX                                                                0
#define regUMCCH1_0_AddrHashBank0                                                                       0x0432
#define regUMCCH1_0_AddrHashBank0_BASE_IDX                                                              0
#define regUMCCH1_0_AddrHashBank1                                                                       0x0433
#define regUMCCH1_0_AddrHashBank1_BASE_IDX                                                              0
#define regUMCCH1_0_AddrHashBank2                                                                       0x0434
#define regUMCCH1_0_AddrHashBank2_BASE_IDX                                                              0
#define regUMCCH1_0_AddrHashBank3                                                                       0x0435
#define regUMCCH1_0_AddrHashBank3_BASE_IDX                                                              0
#define regUMCCH1_0_AddrHashBank4                                                                       0x0436
#define regUMCCH1_0_AddrHashBank4_BASE_IDX                                                              0
#define regUMCCH1_0_AddrHashBank5                                                                       0x0437
#define regUMCCH1_0_AddrHashBank5_BASE_IDX                                                              0
#define regUMCCH1_0_UMC_CONFIG                                                                          0x0440
#define regUMCCH1_0_UMC_CONFIG_BASE_IDX                                                                 0
#define regUMCCH1_0_EccCtrl                                                                             0x0453
#define regUMCCH1_0_EccCtrl_BASE_IDX                                                                    0
#define regUMCCH1_0_UmcLocalCap                                                                         0x0706
#define regUMCCH1_0_UmcLocalCap_BASE_IDX                                                                0
#define regUMCCH1_0_EccErrCntSel                                                                        0x0728
#define regUMCCH1_0_EccErrCntSel_BASE_IDX                                                               0
#define regUMCCH1_0_EccErrCnt                                                                           0x0729
#define regUMCCH1_0_EccErrCnt_BASE_IDX                                                                  0
#define regUMCCH1_0_PerfMonCtlClk                                                                       0x0740
#define regUMCCH1_0_PerfMonCtlClk_BASE_IDX                                                              0
#define regUMCCH1_0_PerfMonCtrClk_Lo                                                                    0x0741
#define regUMCCH1_0_PerfMonCtrClk_Lo_BASE_IDX                                                           0
#define regUMCCH1_0_PerfMonCtrClk_Hi                                                                    0x0742
#define regUMCCH1_0_PerfMonCtrClk_Hi_BASE_IDX                                                           0
#define regUMCCH1_0_PerfMonCtl1                                                                         0x0744
#define regUMCCH1_0_PerfMonCtl1_BASE_IDX                                                                0
#define regUMCCH1_0_PerfMonCtr1_Lo                                                                      0x0745
#define regUMCCH1_0_PerfMonCtr1_Lo_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtr1_Hi                                                                      0x0746
#define regUMCCH1_0_PerfMonCtr1_Hi_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtl2                                                                         0x0747
#define regUMCCH1_0_PerfMonCtl2_BASE_IDX                                                                0
#define regUMCCH1_0_PerfMonCtr2_Lo                                                                      0x0748
#define regUMCCH1_0_PerfMonCtr2_Lo_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtr2_Hi                                                                      0x0749
#define regUMCCH1_0_PerfMonCtr2_Hi_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtl3                                                                         0x074a
#define regUMCCH1_0_PerfMonCtl3_BASE_IDX                                                                0
#define regUMCCH1_0_PerfMonCtr3_Lo                                                                      0x074b
#define regUMCCH1_0_PerfMonCtr3_Lo_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtr3_Hi                                                                      0x074c
#define regUMCCH1_0_PerfMonCtr3_Hi_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtl4                                                                         0x074d
#define regUMCCH1_0_PerfMonCtl4_BASE_IDX                                                                0
#define regUMCCH1_0_PerfMonCtr4_Lo                                                                      0x074e
#define regUMCCH1_0_PerfMonCtr4_Lo_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtr4_Hi                                                                      0x074f
#define regUMCCH1_0_PerfMonCtr4_Hi_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtl5                                                                         0x0750
#define regUMCCH1_0_PerfMonCtl5_BASE_IDX                                                                0
#define regUMCCH1_0_PerfMonCtr5_Lo                                                                      0x0751
#define regUMCCH1_0_PerfMonCtr5_Lo_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtr5_Hi                                                                      0x0752
#define regUMCCH1_0_PerfMonCtr5_Hi_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtl6                                                                         0x0753
#define regUMCCH1_0_PerfMonCtl6_BASE_IDX                                                                0
#define regUMCCH1_0_PerfMonCtr6_Lo                                                                      0x0754
#define regUMCCH1_0_PerfMonCtr6_Lo_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtr6_Hi                                                                      0x0755
#define regUMCCH1_0_PerfMonCtr6_Hi_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtl7                                                                         0x0756
#define regUMCCH1_0_PerfMonCtl7_BASE_IDX                                                                0
#define regUMCCH1_0_PerfMonCtr7_Lo                                                                      0x0757
#define regUMCCH1_0_PerfMonCtr7_Lo_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtr7_Hi                                                                      0x0758
#define regUMCCH1_0_PerfMonCtr7_Hi_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtl8                                                                         0x0759
#define regUMCCH1_0_PerfMonCtl8_BASE_IDX                                                                0
#define regUMCCH1_0_PerfMonCtr8_Lo                                                                      0x075a
#define regUMCCH1_0_PerfMonCtr8_Lo_BASE_IDX                                                             0
#define regUMCCH1_0_PerfMonCtr8_Hi                                                                      0x075b
#define regUMCCH1_0_PerfMonCtr8_Hi_BASE_IDX                                                             0


// addressBlock: umc_w_phy_umc0_umcch2_umcchdec
// base address: 0x52000
#define regUMCCH2_0_BaseAddrCS0                                                                         0x0800
#define regUMCCH2_0_BaseAddrCS0_BASE_IDX                                                                0
#define regUMCCH2_0_AddrMaskCS01                                                                        0x0808
#define regUMCCH2_0_AddrMaskCS01_BASE_IDX                                                               0
#define regUMCCH2_0_AddrSelCS01                                                                         0x0810
#define regUMCCH2_0_AddrSelCS01_BASE_IDX                                                                0
#define regUMCCH2_0_AddrHashBank0                                                                       0x0832
#define regUMCCH2_0_AddrHashBank0_BASE_IDX                                                              0
#define regUMCCH2_0_AddrHashBank1                                                                       0x0833
#define regUMCCH2_0_AddrHashBank1_BASE_IDX                                                              0
#define regUMCCH2_0_AddrHashBank2                                                                       0x0834
#define regUMCCH2_0_AddrHashBank2_BASE_IDX                                                              0
#define regUMCCH2_0_AddrHashBank3                                                                       0x0835
#define regUMCCH2_0_AddrHashBank3_BASE_IDX                                                              0
#define regUMCCH2_0_AddrHashBank4                                                                       0x0836
#define regUMCCH2_0_AddrHashBank4_BASE_IDX                                                              0
#define regUMCCH2_0_AddrHashBank5                                                                       0x0837
#define regUMCCH2_0_AddrHashBank5_BASE_IDX                                                              0
#define regUMCCH2_0_UMC_CONFIG                                                                          0x0840
#define regUMCCH2_0_UMC_CONFIG_BASE_IDX                                                                 0
#define regUMCCH2_0_EccCtrl                                                                             0x0853
#define regUMCCH2_0_EccCtrl_BASE_IDX                                                                    0
#define regUMCCH2_0_UmcLocalCap                                                                         0x0b06
#define regUMCCH2_0_UmcLocalCap_BASE_IDX                                                                0
#define regUMCCH2_0_EccErrCntSel                                                                        0x0b28
#define regUMCCH2_0_EccErrCntSel_BASE_IDX                                                               0
#define regUMCCH2_0_EccErrCnt                                                                           0x0b29
#define regUMCCH2_0_EccErrCnt_BASE_IDX                                                                  0
#define regUMCCH2_0_PerfMonCtlClk                                                                       0x0b40
#define regUMCCH2_0_PerfMonCtlClk_BASE_IDX                                                              0
#define regUMCCH2_0_PerfMonCtrClk_Lo                                                                    0x0b41
#define regUMCCH2_0_PerfMonCtrClk_Lo_BASE_IDX                                                           0
#define regUMCCH2_0_PerfMonCtrClk_Hi                                                                    0x0b42
#define regUMCCH2_0_PerfMonCtrClk_Hi_BASE_IDX                                                           0
#define regUMCCH2_0_PerfMonCtl1                                                                         0x0b44
#define regUMCCH2_0_PerfMonCtl1_BASE_IDX                                                                0
#define regUMCCH2_0_PerfMonCtr1_Lo                                                                      0x0b45
#define regUMCCH2_0_PerfMonCtr1_Lo_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtr1_Hi                                                                      0x0b46
#define regUMCCH2_0_PerfMonCtr1_Hi_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtl2                                                                         0x0b47
#define regUMCCH2_0_PerfMonCtl2_BASE_IDX                                                                0
#define regUMCCH2_0_PerfMonCtr2_Lo                                                                      0x0b48
#define regUMCCH2_0_PerfMonCtr2_Lo_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtr2_Hi                                                                      0x0b49
#define regUMCCH2_0_PerfMonCtr2_Hi_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtl3                                                                         0x0b4a
#define regUMCCH2_0_PerfMonCtl3_BASE_IDX                                                                0
#define regUMCCH2_0_PerfMonCtr3_Lo                                                                      0x0b4b
#define regUMCCH2_0_PerfMonCtr3_Lo_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtr3_Hi                                                                      0x0b4c
#define regUMCCH2_0_PerfMonCtr3_Hi_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtl4                                                                         0x0b4d
#define regUMCCH2_0_PerfMonCtl4_BASE_IDX                                                                0
#define regUMCCH2_0_PerfMonCtr4_Lo                                                                      0x0b4e
#define regUMCCH2_0_PerfMonCtr4_Lo_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtr4_Hi                                                                      0x0b4f
#define regUMCCH2_0_PerfMonCtr4_Hi_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtl5                                                                         0x0b50
#define regUMCCH2_0_PerfMonCtl5_BASE_IDX                                                                0
#define regUMCCH2_0_PerfMonCtr5_Lo                                                                      0x0b51
#define regUMCCH2_0_PerfMonCtr5_Lo_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtr5_Hi                                                                      0x0b52
#define regUMCCH2_0_PerfMonCtr5_Hi_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtl6                                                                         0x0b53
#define regUMCCH2_0_PerfMonCtl6_BASE_IDX                                                                0
#define regUMCCH2_0_PerfMonCtr6_Lo                                                                      0x0b54
#define regUMCCH2_0_PerfMonCtr6_Lo_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtr6_Hi                                                                      0x0b55
#define regUMCCH2_0_PerfMonCtr6_Hi_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtl7                                                                         0x0b56
#define regUMCCH2_0_PerfMonCtl7_BASE_IDX                                                                0
#define regUMCCH2_0_PerfMonCtr7_Lo                                                                      0x0b57
#define regUMCCH2_0_PerfMonCtr7_Lo_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtr7_Hi                                                                      0x0b58
#define regUMCCH2_0_PerfMonCtr7_Hi_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtl8                                                                         0x0b59
#define regUMCCH2_0_PerfMonCtl8_BASE_IDX                                                                0
#define regUMCCH2_0_PerfMonCtr8_Lo                                                                      0x0b5a
#define regUMCCH2_0_PerfMonCtr8_Lo_BASE_IDX                                                             0
#define regUMCCH2_0_PerfMonCtr8_Hi                                                                      0x0b5b
#define regUMCCH2_0_PerfMonCtr8_Hi_BASE_IDX                                                             0


// addressBlock: umc_w_phy_umc0_umcch3_umcchdec
// base address: 0x53000
#define regUMCCH3_0_BaseAddrCS0                                                                         0x0c00
#define regUMCCH3_0_BaseAddrCS0_BASE_IDX                                                                0
#define regUMCCH3_0_AddrMaskCS01                                                                        0x0c08
#define regUMCCH3_0_AddrMaskCS01_BASE_IDX                                                               0
#define regUMCCH3_0_AddrSelCS01                                                                         0x0c10
#define regUMCCH3_0_AddrSelCS01_BASE_IDX                                                                0
#define regUMCCH3_0_AddrHashBank0                                                                       0x0c32
#define regUMCCH3_0_AddrHashBank0_BASE_IDX                                                              0
#define regUMCCH3_0_AddrHashBank1                                                                       0x0c33
#define regUMCCH3_0_AddrHashBank1_BASE_IDX                                                              0
#define regUMCCH3_0_AddrHashBank2                                                                       0x0c34
#define regUMCCH3_0_AddrHashBank2_BASE_IDX                                                              0
#define regUMCCH3_0_AddrHashBank3                                                                       0x0c35
#define regUMCCH3_0_AddrHashBank3_BASE_IDX                                                              0
#define regUMCCH3_0_AddrHashBank4                                                                       0x0c36
#define regUMCCH3_0_AddrHashBank4_BASE_IDX                                                              0
#define regUMCCH3_0_AddrHashBank5                                                                       0x0c37
#define regUMCCH3_0_AddrHashBank5_BASE_IDX                                                              0
#define regUMCCH3_0_UMC_CONFIG                                                                          0x0c40
#define regUMCCH3_0_UMC_CONFIG_BASE_IDX                                                                 0
#define regUMCCH3_0_EccCtrl                                                                             0x0c53
#define regUMCCH3_0_EccCtrl_BASE_IDX                                                                    0
#define regUMCCH3_0_UmcLocalCap                                                                         0x0f06
#define regUMCCH3_0_UmcLocalCap_BASE_IDX                                                                0
#define regUMCCH3_0_EccErrCntSel                                                                        0x0f28
#define regUMCCH3_0_EccErrCntSel_BASE_IDX                                                               0
#define regUMCCH3_0_EccErrCnt                                                                           0x0f29
#define regUMCCH3_0_EccErrCnt_BASE_IDX                                                                  0
#define regUMCCH3_0_PerfMonCtlClk                                                                       0x0f40
#define regUMCCH3_0_PerfMonCtlClk_BASE_IDX                                                              0
#define regUMCCH3_0_PerfMonCtrClk_Lo                                                                    0x0f41
#define regUMCCH3_0_PerfMonCtrClk_Lo_BASE_IDX                                                           0
#define regUMCCH3_0_PerfMonCtrClk_Hi                                                                    0x0f42
#define regUMCCH3_0_PerfMonCtrClk_Hi_BASE_IDX                                                           0
#define regUMCCH3_0_PerfMonCtl1                                                                         0x0f44
#define regUMCCH3_0_PerfMonCtl1_BASE_IDX                                                                0
#define regUMCCH3_0_PerfMonCtr1_Lo                                                                      0x0f45
#define regUMCCH3_0_PerfMonCtr1_Lo_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtr1_Hi                                                                      0x0f46
#define regUMCCH3_0_PerfMonCtr1_Hi_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtl2                                                                         0x0f47
#define regUMCCH3_0_PerfMonCtl2_BASE_IDX                                                                0
#define regUMCCH3_0_PerfMonCtr2_Lo                                                                      0x0f48
#define regUMCCH3_0_PerfMonCtr2_Lo_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtr2_Hi                                                                      0x0f49
#define regUMCCH3_0_PerfMonCtr2_Hi_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtl3                                                                         0x0f4a
#define regUMCCH3_0_PerfMonCtl3_BASE_IDX                                                                0
#define regUMCCH3_0_PerfMonCtr3_Lo                                                                      0x0f4b
#define regUMCCH3_0_PerfMonCtr3_Lo_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtr3_Hi                                                                      0x0f4c
#define regUMCCH3_0_PerfMonCtr3_Hi_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtl4                                                                         0x0f4d
#define regUMCCH3_0_PerfMonCtl4_BASE_IDX                                                                0
#define regUMCCH3_0_PerfMonCtr4_Lo                                                                      0x0f4e
#define regUMCCH3_0_PerfMonCtr4_Lo_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtr4_Hi                                                                      0x0f4f
#define regUMCCH3_0_PerfMonCtr4_Hi_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtl5                                                                         0x0f50
#define regUMCCH3_0_PerfMonCtl5_BASE_IDX                                                                0
#define regUMCCH3_0_PerfMonCtr5_Lo                                                                      0x0f51
#define regUMCCH3_0_PerfMonCtr5_Lo_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtr5_Hi                                                                      0x0f52
#define regUMCCH3_0_PerfMonCtr5_Hi_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtl6                                                                         0x0f53
#define regUMCCH3_0_PerfMonCtl6_BASE_IDX                                                                0
#define regUMCCH3_0_PerfMonCtr6_Lo                                                                      0x0f54
#define regUMCCH3_0_PerfMonCtr6_Lo_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtr6_Hi                                                                      0x0f55
#define regUMCCH3_0_PerfMonCtr6_Hi_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtl7                                                                         0x0f56
#define regUMCCH3_0_PerfMonCtl7_BASE_IDX                                                                0
#define regUMCCH3_0_PerfMonCtr7_Lo                                                                      0x0f57
#define regUMCCH3_0_PerfMonCtr7_Lo_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtr7_Hi                                                                      0x0f58
#define regUMCCH3_0_PerfMonCtr7_Hi_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtl8                                                                         0x0f59
#define regUMCCH3_0_PerfMonCtl8_BASE_IDX                                                                0
#define regUMCCH3_0_PerfMonCtr8_Lo                                                                      0x0f5a
#define regUMCCH3_0_PerfMonCtr8_Lo_BASE_IDX                                                             0
#define regUMCCH3_0_PerfMonCtr8_Hi                                                                      0x0f5b
#define regUMCCH3_0_PerfMonCtr8_Hi_BASE_IDX                                                             0


// addressBlock: umc_w_phy_umc0_umcch4_umcchdec
// base address: 0x150000
#define regUMCCH4_0_BaseAddrCS0                                                                         0x0000
#define regUMCCH4_0_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH4_0_AddrMaskCS01                                                                        0x0008
#define regUMCCH4_0_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH4_0_AddrSelCS01                                                                         0x0010
#define regUMCCH4_0_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH4_0_AddrHashBank0                                                                       0x0032
#define regUMCCH4_0_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH4_0_AddrHashBank1                                                                       0x0033
#define regUMCCH4_0_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH4_0_AddrHashBank2                                                                       0x0034
#define regUMCCH4_0_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH4_0_AddrHashBank3                                                                       0x0035
#define regUMCCH4_0_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH4_0_AddrHashBank4                                                                       0x0036
#define regUMCCH4_0_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH4_0_AddrHashBank5                                                                       0x0037
#define regUMCCH4_0_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH4_0_EccErrCntSel                                                                        0x0328
#define regUMCCH4_0_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH4_0_EccErrCnt                                                                           0x0329
#define regUMCCH4_0_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH4_0_PerfMonCtlClk                                                                       0x0340
#define regUMCCH4_0_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH4_0_PerfMonCtrClk_Lo                                                                    0x0341
#define regUMCCH4_0_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH4_0_PerfMonCtrClk_Hi                                                                    0x0342
#define regUMCCH4_0_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH4_0_PerfMonCtl1                                                                         0x0344
#define regUMCCH4_0_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH4_0_PerfMonCtr1_Lo                                                                      0x0345
#define regUMCCH4_0_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtr1_Hi                                                                      0x0346
#define regUMCCH4_0_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtl2                                                                         0x0347
#define regUMCCH4_0_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH4_0_PerfMonCtr2_Lo                                                                      0x0348
#define regUMCCH4_0_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtr2_Hi                                                                      0x0349
#define regUMCCH4_0_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtl3                                                                         0x034a
#define regUMCCH4_0_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH4_0_PerfMonCtr3_Lo                                                                      0x034b
#define regUMCCH4_0_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtr3_Hi                                                                      0x034c
#define regUMCCH4_0_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtl4                                                                         0x034d
#define regUMCCH4_0_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH4_0_PerfMonCtr4_Lo                                                                      0x034e
#define regUMCCH4_0_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtr4_Hi                                                                      0x034f
#define regUMCCH4_0_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtl5                                                                         0x0350
#define regUMCCH4_0_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH4_0_PerfMonCtr5_Lo                                                                      0x0351
#define regUMCCH4_0_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtr5_Hi                                                                      0x0352
#define regUMCCH4_0_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtl6                                                                         0x0353
#define regUMCCH4_0_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH4_0_PerfMonCtr6_Lo                                                                      0x0354
#define regUMCCH4_0_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtr6_Hi                                                                      0x0355
#define regUMCCH4_0_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtl7                                                                         0x0356
#define regUMCCH4_0_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH4_0_PerfMonCtr7_Lo                                                                      0x0357
#define regUMCCH4_0_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtr7_Hi                                                                      0x0358
#define regUMCCH4_0_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtl8                                                                         0x0359
#define regUMCCH4_0_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH4_0_PerfMonCtr8_Lo                                                                      0x035a
#define regUMCCH4_0_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH4_0_PerfMonCtr8_Hi                                                                      0x035b
#define regUMCCH4_0_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc0_umcch5_umcchdec
// base address: 0x151000
#define regUMCCH5_0_BaseAddrCS0                                                                         0x0400
#define regUMCCH5_0_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH5_0_AddrMaskCS01                                                                        0x0408
#define regUMCCH5_0_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH5_0_AddrSelCS01                                                                         0x0410
#define regUMCCH5_0_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH5_0_AddrHashBank0                                                                       0x0432
#define regUMCCH5_0_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH5_0_AddrHashBank1                                                                       0x0433
#define regUMCCH5_0_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH5_0_AddrHashBank2                                                                       0x0434
#define regUMCCH5_0_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH5_0_AddrHashBank3                                                                       0x0435
#define regUMCCH5_0_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH5_0_AddrHashBank4                                                                       0x0436
#define regUMCCH5_0_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH5_0_AddrHashBank5                                                                       0x0437
#define regUMCCH5_0_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH5_0_EccErrCntSel                                                                        0x0728
#define regUMCCH5_0_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH5_0_EccErrCnt                                                                           0x0729
#define regUMCCH5_0_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH5_0_PerfMonCtlClk                                                                       0x0740
#define regUMCCH5_0_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH5_0_PerfMonCtrClk_Lo                                                                    0x0741
#define regUMCCH5_0_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH5_0_PerfMonCtrClk_Hi                                                                    0x0742
#define regUMCCH5_0_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH5_0_PerfMonCtl1                                                                         0x0744
#define regUMCCH5_0_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH5_0_PerfMonCtr1_Lo                                                                      0x0745
#define regUMCCH5_0_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtr1_Hi                                                                      0x0746
#define regUMCCH5_0_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtl2                                                                         0x0747
#define regUMCCH5_0_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH5_0_PerfMonCtr2_Lo                                                                      0x0748
#define regUMCCH5_0_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtr2_Hi                                                                      0x0749
#define regUMCCH5_0_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtl3                                                                         0x074a
#define regUMCCH5_0_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH5_0_PerfMonCtr3_Lo                                                                      0x074b
#define regUMCCH5_0_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtr3_Hi                                                                      0x074c
#define regUMCCH5_0_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtl4                                                                         0x074d
#define regUMCCH5_0_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH5_0_PerfMonCtr4_Lo                                                                      0x074e
#define regUMCCH5_0_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtr4_Hi                                                                      0x074f
#define regUMCCH5_0_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtl5                                                                         0x0750
#define regUMCCH5_0_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH5_0_PerfMonCtr5_Lo                                                                      0x0751
#define regUMCCH5_0_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtr5_Hi                                                                      0x0752
#define regUMCCH5_0_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtl6                                                                         0x0753
#define regUMCCH5_0_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH5_0_PerfMonCtr6_Lo                                                                      0x0754
#define regUMCCH5_0_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtr6_Hi                                                                      0x0755
#define regUMCCH5_0_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtl7                                                                         0x0756
#define regUMCCH5_0_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH5_0_PerfMonCtr7_Lo                                                                      0x0757
#define regUMCCH5_0_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtr7_Hi                                                                      0x0758
#define regUMCCH5_0_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtl8                                                                         0x0759
#define regUMCCH5_0_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH5_0_PerfMonCtr8_Lo                                                                      0x075a
#define regUMCCH5_0_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH5_0_PerfMonCtr8_Hi                                                                      0x075b
#define regUMCCH5_0_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc0_umcch6_umcchdec
// base address: 0x152000
#define regUMCCH6_0_BaseAddrCS0                                                                         0x0800
#define regUMCCH6_0_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH6_0_AddrMaskCS01                                                                        0x0808
#define regUMCCH6_0_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH6_0_AddrSelCS01                                                                         0x0810
#define regUMCCH6_0_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH6_0_AddrHashBank0                                                                       0x0832
#define regUMCCH6_0_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH6_0_AddrHashBank1                                                                       0x0833
#define regUMCCH6_0_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH6_0_AddrHashBank2                                                                       0x0834
#define regUMCCH6_0_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH6_0_AddrHashBank3                                                                       0x0835
#define regUMCCH6_0_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH6_0_AddrHashBank4                                                                       0x0836
#define regUMCCH6_0_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH6_0_AddrHashBank5                                                                       0x0837
#define regUMCCH6_0_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH6_0_EccErrCntSel                                                                        0x0b28
#define regUMCCH6_0_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH6_0_EccErrCnt                                                                           0x0b29
#define regUMCCH6_0_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH6_0_PerfMonCtlClk                                                                       0x0b40
#define regUMCCH6_0_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH6_0_PerfMonCtrClk_Lo                                                                    0x0b41
#define regUMCCH6_0_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH6_0_PerfMonCtrClk_Hi                                                                    0x0b42
#define regUMCCH6_0_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH6_0_PerfMonCtl1                                                                         0x0b44
#define regUMCCH6_0_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH6_0_PerfMonCtr1_Lo                                                                      0x0b45
#define regUMCCH6_0_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtr1_Hi                                                                      0x0b46
#define regUMCCH6_0_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtl2                                                                         0x0b47
#define regUMCCH6_0_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH6_0_PerfMonCtr2_Lo                                                                      0x0b48
#define regUMCCH6_0_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtr2_Hi                                                                      0x0b49
#define regUMCCH6_0_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtl3                                                                         0x0b4a
#define regUMCCH6_0_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH6_0_PerfMonCtr3_Lo                                                                      0x0b4b
#define regUMCCH6_0_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtr3_Hi                                                                      0x0b4c
#define regUMCCH6_0_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtl4                                                                         0x0b4d
#define regUMCCH6_0_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH6_0_PerfMonCtr4_Lo                                                                      0x0b4e
#define regUMCCH6_0_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtr4_Hi                                                                      0x0b4f
#define regUMCCH6_0_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtl5                                                                         0x0b50
#define regUMCCH6_0_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH6_0_PerfMonCtr5_Lo                                                                      0x0b51
#define regUMCCH6_0_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtr5_Hi                                                                      0x0b52
#define regUMCCH6_0_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtl6                                                                         0x0b53
#define regUMCCH6_0_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH6_0_PerfMonCtr6_Lo                                                                      0x0b54
#define regUMCCH6_0_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtr6_Hi                                                                      0x0b55
#define regUMCCH6_0_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtl7                                                                         0x0b56
#define regUMCCH6_0_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH6_0_PerfMonCtr7_Lo                                                                      0x0b57
#define regUMCCH6_0_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtr7_Hi                                                                      0x0b58
#define regUMCCH6_0_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtl8                                                                         0x0b59
#define regUMCCH6_0_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH6_0_PerfMonCtr8_Lo                                                                      0x0b5a
#define regUMCCH6_0_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH6_0_PerfMonCtr8_Hi                                                                      0x0b5b
#define regUMCCH6_0_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc0_umcch7_umcchdec
// base address: 0x153000
#define regUMCCH7_0_BaseAddrCS0                                                                         0x0c00
#define regUMCCH7_0_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH7_0_AddrMaskCS01                                                                        0x0c08
#define regUMCCH7_0_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH7_0_AddrSelCS01                                                                         0x0c10
#define regUMCCH7_0_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH7_0_AddrHashBank0                                                                       0x0c32
#define regUMCCH7_0_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH7_0_AddrHashBank1                                                                       0x0c33
#define regUMCCH7_0_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH7_0_AddrHashBank2                                                                       0x0c34
#define regUMCCH7_0_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH7_0_AddrHashBank3                                                                       0x0c35
#define regUMCCH7_0_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH7_0_AddrHashBank4                                                                       0x0c36
#define regUMCCH7_0_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH7_0_AddrHashBank5                                                                       0x0c37
#define regUMCCH7_0_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH7_0_EccErrCntSel                                                                        0x0f28
#define regUMCCH7_0_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH7_0_EccErrCnt                                                                           0x0f29
#define regUMCCH7_0_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH7_0_PerfMonCtlClk                                                                       0x0f40
#define regUMCCH7_0_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH7_0_PerfMonCtrClk_Lo                                                                    0x0f41
#define regUMCCH7_0_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH7_0_PerfMonCtrClk_Hi                                                                    0x0f42
#define regUMCCH7_0_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH7_0_PerfMonCtl1                                                                         0x0f44
#define regUMCCH7_0_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH7_0_PerfMonCtr1_Lo                                                                      0x0f45
#define regUMCCH7_0_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtr1_Hi                                                                      0x0f46
#define regUMCCH7_0_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtl2                                                                         0x0f47
#define regUMCCH7_0_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH7_0_PerfMonCtr2_Lo                                                                      0x0f48
#define regUMCCH7_0_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtr2_Hi                                                                      0x0f49
#define regUMCCH7_0_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtl3                                                                         0x0f4a
#define regUMCCH7_0_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH7_0_PerfMonCtr3_Lo                                                                      0x0f4b
#define regUMCCH7_0_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtr3_Hi                                                                      0x0f4c
#define regUMCCH7_0_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtl4                                                                         0x0f4d
#define regUMCCH7_0_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH7_0_PerfMonCtr4_Lo                                                                      0x0f4e
#define regUMCCH7_0_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtr4_Hi                                                                      0x0f4f
#define regUMCCH7_0_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtl5                                                                         0x0f50
#define regUMCCH7_0_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH7_0_PerfMonCtr5_Lo                                                                      0x0f51
#define regUMCCH7_0_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtr5_Hi                                                                      0x0f52
#define regUMCCH7_0_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtl6                                                                         0x0f53
#define regUMCCH7_0_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH7_0_PerfMonCtr6_Lo                                                                      0x0f54
#define regUMCCH7_0_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtr6_Hi                                                                      0x0f55
#define regUMCCH7_0_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtl7                                                                         0x0f56
#define regUMCCH7_0_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH7_0_PerfMonCtr7_Lo                                                                      0x0f57
#define regUMCCH7_0_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtr7_Hi                                                                      0x0f58
#define regUMCCH7_0_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtl8                                                                         0x0f59
#define regUMCCH7_0_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH7_0_PerfMonCtr8_Lo                                                                      0x0f5a
#define regUMCCH7_0_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH7_0_PerfMonCtr8_Hi                                                                      0x0f5b
#define regUMCCH7_0_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc1_umcch0_umcchdec
// base address: 0x250000
#define regUMCCH0_1_BaseAddrCS0                                                                         0x40000
#define regUMCCH0_1_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH0_1_AddrMaskCS01                                                                        0x40008
#define regUMCCH0_1_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH0_1_AddrSelCS01                                                                         0x40010
#define regUMCCH0_1_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH0_1_AddrHashBank0                                                                       0x40032
#define regUMCCH0_1_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH0_1_AddrHashBank1                                                                       0x40033
#define regUMCCH0_1_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH0_1_AddrHashBank2                                                                       0x40034
#define regUMCCH0_1_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH0_1_AddrHashBank3                                                                       0x40035
#define regUMCCH0_1_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH0_1_AddrHashBank4                                                                       0x40036
#define regUMCCH0_1_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH0_1_AddrHashBank5                                                                       0x40037
#define regUMCCH0_1_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH0_1_EccErrCntSel                                                                        0x40328
#define regUMCCH0_1_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH0_1_EccErrCnt                                                                           0x40329
#define regUMCCH0_1_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH0_1_PerfMonCtlClk                                                                       0x40340
#define regUMCCH0_1_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH0_1_PerfMonCtrClk_Lo                                                                    0x40341
#define regUMCCH0_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH0_1_PerfMonCtrClk_Hi                                                                    0x40342
#define regUMCCH0_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH0_1_PerfMonCtl1                                                                         0x40344
#define regUMCCH0_1_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH0_1_PerfMonCtr1_Lo                                                                      0x40345
#define regUMCCH0_1_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtr1_Hi                                                                      0x40346
#define regUMCCH0_1_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtl2                                                                         0x40347
#define regUMCCH0_1_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH0_1_PerfMonCtr2_Lo                                                                      0x40348
#define regUMCCH0_1_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtr2_Hi                                                                      0x40349
#define regUMCCH0_1_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtl3                                                                         0x4034a
#define regUMCCH0_1_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH0_1_PerfMonCtr3_Lo                                                                      0x4034b
#define regUMCCH0_1_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtr3_Hi                                                                      0x4034c
#define regUMCCH0_1_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtl4                                                                         0x4034d
#define regUMCCH0_1_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH0_1_PerfMonCtr4_Lo                                                                      0x4034e
#define regUMCCH0_1_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtr4_Hi                                                                      0x4034f
#define regUMCCH0_1_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtl5                                                                         0x40350
#define regUMCCH0_1_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH0_1_PerfMonCtr5_Lo                                                                      0x40351
#define regUMCCH0_1_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtr5_Hi                                                                      0x40352
#define regUMCCH0_1_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtl6                                                                         0x40353
#define regUMCCH0_1_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH0_1_PerfMonCtr6_Lo                                                                      0x40354
#define regUMCCH0_1_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtr6_Hi                                                                      0x40355
#define regUMCCH0_1_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtl7                                                                         0x40356
#define regUMCCH0_1_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH0_1_PerfMonCtr7_Lo                                                                      0x40357
#define regUMCCH0_1_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtr7_Hi                                                                      0x40358
#define regUMCCH0_1_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtl8                                                                         0x40359
#define regUMCCH0_1_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH0_1_PerfMonCtr8_Lo                                                                      0x4035a
#define regUMCCH0_1_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH0_1_PerfMonCtr8_Hi                                                                      0x4035b
#define regUMCCH0_1_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc1_umcch1_umcchdec
// base address: 0x251000
#define regUMCCH1_1_BaseAddrCS0                                                                         0x40400
#define regUMCCH1_1_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH1_1_AddrMaskCS01                                                                        0x40408
#define regUMCCH1_1_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH1_1_AddrSelCS01                                                                         0x40410
#define regUMCCH1_1_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH1_1_AddrHashBank0                                                                       0x40432
#define regUMCCH1_1_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH1_1_AddrHashBank1                                                                       0x40433
#define regUMCCH1_1_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH1_1_AddrHashBank2                                                                       0x40434
#define regUMCCH1_1_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH1_1_AddrHashBank3                                                                       0x40435
#define regUMCCH1_1_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH1_1_AddrHashBank4                                                                       0x40436
#define regUMCCH1_1_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH1_1_AddrHashBank5                                                                       0x40437
#define regUMCCH1_1_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH1_1_EccErrCntSel                                                                        0x40728
#define regUMCCH1_1_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH1_1_EccErrCnt                                                                           0x40729
#define regUMCCH1_1_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH1_1_PerfMonCtlClk                                                                       0x40740
#define regUMCCH1_1_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH1_1_PerfMonCtrClk_Lo                                                                    0x40741
#define regUMCCH1_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH1_1_PerfMonCtrClk_Hi                                                                    0x40742
#define regUMCCH1_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH1_1_PerfMonCtl1                                                                         0x40744
#define regUMCCH1_1_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH1_1_PerfMonCtr1_Lo                                                                      0x40745
#define regUMCCH1_1_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtr1_Hi                                                                      0x40746
#define regUMCCH1_1_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtl2                                                                         0x40747
#define regUMCCH1_1_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH1_1_PerfMonCtr2_Lo                                                                      0x40748
#define regUMCCH1_1_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtr2_Hi                                                                      0x40749
#define regUMCCH1_1_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtl3                                                                         0x4074a
#define regUMCCH1_1_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH1_1_PerfMonCtr3_Lo                                                                      0x4074b
#define regUMCCH1_1_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtr3_Hi                                                                      0x4074c
#define regUMCCH1_1_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtl4                                                                         0x4074d
#define regUMCCH1_1_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH1_1_PerfMonCtr4_Lo                                                                      0x4074e
#define regUMCCH1_1_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtr4_Hi                                                                      0x4074f
#define regUMCCH1_1_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtl5                                                                         0x40750
#define regUMCCH1_1_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH1_1_PerfMonCtr5_Lo                                                                      0x40751
#define regUMCCH1_1_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtr5_Hi                                                                      0x40752
#define regUMCCH1_1_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtl6                                                                         0x40753
#define regUMCCH1_1_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH1_1_PerfMonCtr6_Lo                                                                      0x40754
#define regUMCCH1_1_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtr6_Hi                                                                      0x40755
#define regUMCCH1_1_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtl7                                                                         0x40756
#define regUMCCH1_1_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH1_1_PerfMonCtr7_Lo                                                                      0x40757
#define regUMCCH1_1_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtr7_Hi                                                                      0x40758
#define regUMCCH1_1_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtl8                                                                         0x40759
#define regUMCCH1_1_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH1_1_PerfMonCtr8_Lo                                                                      0x4075a
#define regUMCCH1_1_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH1_1_PerfMonCtr8_Hi                                                                      0x4075b
#define regUMCCH1_1_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc1_umcch2_umcchdec
// base address: 0x252000
#define regUMCCH2_1_BaseAddrCS0                                                                         0x40800
#define regUMCCH2_1_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH2_1_AddrMaskCS01                                                                        0x40808
#define regUMCCH2_1_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH2_1_AddrSelCS01                                                                         0x40810
#define regUMCCH2_1_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH2_1_AddrHashBank0                                                                       0x40832
#define regUMCCH2_1_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH2_1_AddrHashBank1                                                                       0x40833
#define regUMCCH2_1_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH2_1_AddrHashBank2                                                                       0x40834
#define regUMCCH2_1_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH2_1_AddrHashBank3                                                                       0x40835
#define regUMCCH2_1_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH2_1_AddrHashBank4                                                                       0x40836
#define regUMCCH2_1_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH2_1_AddrHashBank5                                                                       0x40837
#define regUMCCH2_1_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH2_1_EccErrCntSel                                                                        0x40b28
#define regUMCCH2_1_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH2_1_EccErrCnt                                                                           0x40b29
#define regUMCCH2_1_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH2_1_PerfMonCtlClk                                                                       0x40b40
#define regUMCCH2_1_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH2_1_PerfMonCtrClk_Lo                                                                    0x40b41
#define regUMCCH2_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH2_1_PerfMonCtrClk_Hi                                                                    0x40b42
#define regUMCCH2_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH2_1_PerfMonCtl1                                                                         0x40b44
#define regUMCCH2_1_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH2_1_PerfMonCtr1_Lo                                                                      0x40b45
#define regUMCCH2_1_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtr1_Hi                                                                      0x40b46
#define regUMCCH2_1_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtl2                                                                         0x40b47
#define regUMCCH2_1_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH2_1_PerfMonCtr2_Lo                                                                      0x40b48
#define regUMCCH2_1_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtr2_Hi                                                                      0x40b49
#define regUMCCH2_1_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtl3                                                                         0x40b4a
#define regUMCCH2_1_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH2_1_PerfMonCtr3_Lo                                                                      0x40b4b
#define regUMCCH2_1_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtr3_Hi                                                                      0x40b4c
#define regUMCCH2_1_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtl4                                                                         0x40b4d
#define regUMCCH2_1_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH2_1_PerfMonCtr4_Lo                                                                      0x40b4e
#define regUMCCH2_1_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtr4_Hi                                                                      0x40b4f
#define regUMCCH2_1_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtl5                                                                         0x40b50
#define regUMCCH2_1_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH2_1_PerfMonCtr5_Lo                                                                      0x40b51
#define regUMCCH2_1_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtr5_Hi                                                                      0x40b52
#define regUMCCH2_1_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtl6                                                                         0x40b53
#define regUMCCH2_1_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH2_1_PerfMonCtr6_Lo                                                                      0x40b54
#define regUMCCH2_1_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtr6_Hi                                                                      0x40b55
#define regUMCCH2_1_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtl7                                                                         0x40b56
#define regUMCCH2_1_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH2_1_PerfMonCtr7_Lo                                                                      0x40b57
#define regUMCCH2_1_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtr7_Hi                                                                      0x40b58
#define regUMCCH2_1_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtl8                                                                         0x40b59
#define regUMCCH2_1_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH2_1_PerfMonCtr8_Lo                                                                      0x40b5a
#define regUMCCH2_1_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH2_1_PerfMonCtr8_Hi                                                                      0x40b5b
#define regUMCCH2_1_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc1_umcch3_umcchdec
// base address: 0x253000
#define regUMCCH3_1_BaseAddrCS0                                                                         0x40c00
#define regUMCCH3_1_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH3_1_AddrMaskCS01                                                                        0x40c08
#define regUMCCH3_1_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH3_1_AddrSelCS01                                                                         0x40c10
#define regUMCCH3_1_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH3_1_AddrHashBank0                                                                       0x40c32
#define regUMCCH3_1_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH3_1_AddrHashBank1                                                                       0x40c33
#define regUMCCH3_1_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH3_1_AddrHashBank2                                                                       0x40c34
#define regUMCCH3_1_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH3_1_AddrHashBank3                                                                       0x40c35
#define regUMCCH3_1_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH3_1_AddrHashBank4                                                                       0x40c36
#define regUMCCH3_1_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH3_1_AddrHashBank5                                                                       0x40c37
#define regUMCCH3_1_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH3_1_EccErrCntSel                                                                        0x40f28
#define regUMCCH3_1_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH3_1_EccErrCnt                                                                           0x40f29
#define regUMCCH3_1_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH3_1_PerfMonCtlClk                                                                       0x40f40
#define regUMCCH3_1_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH3_1_PerfMonCtrClk_Lo                                                                    0x40f41
#define regUMCCH3_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH3_1_PerfMonCtrClk_Hi                                                                    0x40f42
#define regUMCCH3_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH3_1_PerfMonCtl1                                                                         0x40f44
#define regUMCCH3_1_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH3_1_PerfMonCtr1_Lo                                                                      0x40f45
#define regUMCCH3_1_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtr1_Hi                                                                      0x40f46
#define regUMCCH3_1_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtl2                                                                         0x40f47
#define regUMCCH3_1_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH3_1_PerfMonCtr2_Lo                                                                      0x40f48
#define regUMCCH3_1_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtr2_Hi                                                                      0x40f49
#define regUMCCH3_1_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtl3                                                                         0x40f4a
#define regUMCCH3_1_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH3_1_PerfMonCtr3_Lo                                                                      0x40f4b
#define regUMCCH3_1_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtr3_Hi                                                                      0x40f4c
#define regUMCCH3_1_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtl4                                                                         0x40f4d
#define regUMCCH3_1_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH3_1_PerfMonCtr4_Lo                                                                      0x40f4e
#define regUMCCH3_1_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtr4_Hi                                                                      0x40f4f
#define regUMCCH3_1_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtl5                                                                         0x40f50
#define regUMCCH3_1_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH3_1_PerfMonCtr5_Lo                                                                      0x40f51
#define regUMCCH3_1_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtr5_Hi                                                                      0x40f52
#define regUMCCH3_1_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtl6                                                                         0x40f53
#define regUMCCH3_1_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH3_1_PerfMonCtr6_Lo                                                                      0x40f54
#define regUMCCH3_1_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtr6_Hi                                                                      0x40f55
#define regUMCCH3_1_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtl7                                                                         0x40f56
#define regUMCCH3_1_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH3_1_PerfMonCtr7_Lo                                                                      0x40f57
#define regUMCCH3_1_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtr7_Hi                                                                      0x40f58
#define regUMCCH3_1_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtl8                                                                         0x40f59
#define regUMCCH3_1_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH3_1_PerfMonCtr8_Lo                                                                      0x40f5a
#define regUMCCH3_1_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH3_1_PerfMonCtr8_Hi                                                                      0x40f5b
#define regUMCCH3_1_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc1_umcch4_umcchdec
// base address: 0x350000
#define regUMCCH4_1_BaseAddrCS0                                                                         0x80000
#define regUMCCH4_1_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH4_1_AddrMaskCS01                                                                        0x80008
#define regUMCCH4_1_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH4_1_AddrSelCS01                                                                         0x80010
#define regUMCCH4_1_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH4_1_AddrHashBank0                                                                       0x80032
#define regUMCCH4_1_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH4_1_AddrHashBank1                                                                       0x80033
#define regUMCCH4_1_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH4_1_AddrHashBank2                                                                       0x80034
#define regUMCCH4_1_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH4_1_AddrHashBank3                                                                       0x80035
#define regUMCCH4_1_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH4_1_AddrHashBank4                                                                       0x80036
#define regUMCCH4_1_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH4_1_AddrHashBank5                                                                       0x80037
#define regUMCCH4_1_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH4_1_EccErrCntSel                                                                        0x80328
#define regUMCCH4_1_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH4_1_EccErrCnt                                                                           0x80329
#define regUMCCH4_1_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH4_1_PerfMonCtlClk                                                                       0x80340
#define regUMCCH4_1_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH4_1_PerfMonCtrClk_Lo                                                                    0x80341
#define regUMCCH4_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH4_1_PerfMonCtrClk_Hi                                                                    0x80342
#define regUMCCH4_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH4_1_PerfMonCtl1                                                                         0x80344
#define regUMCCH4_1_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH4_1_PerfMonCtr1_Lo                                                                      0x80345
#define regUMCCH4_1_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtr1_Hi                                                                      0x80346
#define regUMCCH4_1_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtl2                                                                         0x80347
#define regUMCCH4_1_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH4_1_PerfMonCtr2_Lo                                                                      0x80348
#define regUMCCH4_1_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtr2_Hi                                                                      0x80349
#define regUMCCH4_1_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtl3                                                                         0x8034a
#define regUMCCH4_1_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH4_1_PerfMonCtr3_Lo                                                                      0x8034b
#define regUMCCH4_1_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtr3_Hi                                                                      0x8034c
#define regUMCCH4_1_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtl4                                                                         0x8034d
#define regUMCCH4_1_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH4_1_PerfMonCtr4_Lo                                                                      0x8034e
#define regUMCCH4_1_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtr4_Hi                                                                      0x8034f
#define regUMCCH4_1_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtl5                                                                         0x80350
#define regUMCCH4_1_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH4_1_PerfMonCtr5_Lo                                                                      0x80351
#define regUMCCH4_1_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtr5_Hi                                                                      0x80352
#define regUMCCH4_1_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtl6                                                                         0x80353
#define regUMCCH4_1_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH4_1_PerfMonCtr6_Lo                                                                      0x80354
#define regUMCCH4_1_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtr6_Hi                                                                      0x80355
#define regUMCCH4_1_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtl7                                                                         0x80356
#define regUMCCH4_1_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH4_1_PerfMonCtr7_Lo                                                                      0x80357
#define regUMCCH4_1_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtr7_Hi                                                                      0x80358
#define regUMCCH4_1_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtl8                                                                         0x80359
#define regUMCCH4_1_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH4_1_PerfMonCtr8_Lo                                                                      0x8035a
#define regUMCCH4_1_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH4_1_PerfMonCtr8_Hi                                                                      0x8035b
#define regUMCCH4_1_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc1_umcch5_umcchdec
// base address: 0x351000
#define regUMCCH5_1_BaseAddrCS0                                                                         0x80400
#define regUMCCH5_1_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH5_1_AddrMaskCS01                                                                        0x80408
#define regUMCCH5_1_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH5_1_AddrSelCS01                                                                         0x80410
#define regUMCCH5_1_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH5_1_AddrHashBank0                                                                       0x80432
#define regUMCCH5_1_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH5_1_AddrHashBank1                                                                       0x80433
#define regUMCCH5_1_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH5_1_AddrHashBank2                                                                       0x80434
#define regUMCCH5_1_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH5_1_AddrHashBank3                                                                       0x80435
#define regUMCCH5_1_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH5_1_AddrHashBank4                                                                       0x80436
#define regUMCCH5_1_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH5_1_AddrHashBank5                                                                       0x80437
#define regUMCCH5_1_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH5_1_EccErrCntSel                                                                        0x80728
#define regUMCCH5_1_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH5_1_EccErrCnt                                                                           0x80729
#define regUMCCH5_1_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH5_1_PerfMonCtlClk                                                                       0x80740
#define regUMCCH5_1_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH5_1_PerfMonCtrClk_Lo                                                                    0x80741
#define regUMCCH5_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH5_1_PerfMonCtrClk_Hi                                                                    0x80742
#define regUMCCH5_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH5_1_PerfMonCtl1                                                                         0x80744
#define regUMCCH5_1_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH5_1_PerfMonCtr1_Lo                                                                      0x80745
#define regUMCCH5_1_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtr1_Hi                                                                      0x80746
#define regUMCCH5_1_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtl2                                                                         0x80747
#define regUMCCH5_1_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH5_1_PerfMonCtr2_Lo                                                                      0x80748
#define regUMCCH5_1_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtr2_Hi                                                                      0x80749
#define regUMCCH5_1_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtl3                                                                         0x8074a
#define regUMCCH5_1_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH5_1_PerfMonCtr3_Lo                                                                      0x8074b
#define regUMCCH5_1_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtr3_Hi                                                                      0x8074c
#define regUMCCH5_1_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtl4                                                                         0x8074d
#define regUMCCH5_1_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH5_1_PerfMonCtr4_Lo                                                                      0x8074e
#define regUMCCH5_1_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtr4_Hi                                                                      0x8074f
#define regUMCCH5_1_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtl5                                                                         0x80750
#define regUMCCH5_1_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH5_1_PerfMonCtr5_Lo                                                                      0x80751
#define regUMCCH5_1_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtr5_Hi                                                                      0x80752
#define regUMCCH5_1_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtl6                                                                         0x80753
#define regUMCCH5_1_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH5_1_PerfMonCtr6_Lo                                                                      0x80754
#define regUMCCH5_1_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtr6_Hi                                                                      0x80755
#define regUMCCH5_1_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtl7                                                                         0x80756
#define regUMCCH5_1_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH5_1_PerfMonCtr7_Lo                                                                      0x80757
#define regUMCCH5_1_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtr7_Hi                                                                      0x80758
#define regUMCCH5_1_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtl8                                                                         0x80759
#define regUMCCH5_1_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH5_1_PerfMonCtr8_Lo                                                                      0x8075a
#define regUMCCH5_1_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH5_1_PerfMonCtr8_Hi                                                                      0x8075b
#define regUMCCH5_1_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc1_umcch6_umcchdec
// base address: 0x352000
#define regUMCCH6_1_BaseAddrCS0                                                                         0x80800
#define regUMCCH6_1_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH6_1_AddrMaskCS01                                                                        0x80808
#define regUMCCH6_1_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH6_1_AddrSelCS01                                                                         0x80810
#define regUMCCH6_1_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH6_1_AddrHashBank0                                                                       0x80832
#define regUMCCH6_1_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH6_1_AddrHashBank1                                                                       0x80833
#define regUMCCH6_1_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH6_1_AddrHashBank2                                                                       0x80834
#define regUMCCH6_1_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH6_1_AddrHashBank3                                                                       0x80835
#define regUMCCH6_1_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH6_1_AddrHashBank4                                                                       0x80836
#define regUMCCH6_1_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH6_1_AddrHashBank5                                                                       0x80837
#define regUMCCH6_1_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH6_1_EccErrCntSel                                                                        0x80b28
#define regUMCCH6_1_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH6_1_EccErrCnt                                                                           0x80b29
#define regUMCCH6_1_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH6_1_PerfMonCtlClk                                                                       0x80b40
#define regUMCCH6_1_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH6_1_PerfMonCtrClk_Lo                                                                    0x80b41
#define regUMCCH6_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH6_1_PerfMonCtrClk_Hi                                                                    0x80b42
#define regUMCCH6_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH6_1_PerfMonCtl1                                                                         0x80b44
#define regUMCCH6_1_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH6_1_PerfMonCtr1_Lo                                                                      0x80b45
#define regUMCCH6_1_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtr1_Hi                                                                      0x80b46
#define regUMCCH6_1_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtl2                                                                         0x80b47
#define regUMCCH6_1_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH6_1_PerfMonCtr2_Lo                                                                      0x80b48
#define regUMCCH6_1_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtr2_Hi                                                                      0x80b49
#define regUMCCH6_1_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtl3                                                                         0x80b4a
#define regUMCCH6_1_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH6_1_PerfMonCtr3_Lo                                                                      0x80b4b
#define regUMCCH6_1_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtr3_Hi                                                                      0x80b4c
#define regUMCCH6_1_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtl4                                                                         0x80b4d
#define regUMCCH6_1_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH6_1_PerfMonCtr4_Lo                                                                      0x80b4e
#define regUMCCH6_1_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtr4_Hi                                                                      0x80b4f
#define regUMCCH6_1_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtl5                                                                         0x80b50
#define regUMCCH6_1_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH6_1_PerfMonCtr5_Lo                                                                      0x80b51
#define regUMCCH6_1_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtr5_Hi                                                                      0x80b52
#define regUMCCH6_1_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtl6                                                                         0x80b53
#define regUMCCH6_1_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH6_1_PerfMonCtr6_Lo                                                                      0x80b54
#define regUMCCH6_1_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtr6_Hi                                                                      0x80b55
#define regUMCCH6_1_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtl7                                                                         0x80b56
#define regUMCCH6_1_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH6_1_PerfMonCtr7_Lo                                                                      0x80b57
#define regUMCCH6_1_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtr7_Hi                                                                      0x80b58
#define regUMCCH6_1_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtl8                                                                         0x80b59
#define regUMCCH6_1_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH6_1_PerfMonCtr8_Lo                                                                      0x80b5a
#define regUMCCH6_1_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH6_1_PerfMonCtr8_Hi                                                                      0x80b5b
#define regUMCCH6_1_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc1_umcch7_umcchdec
// base address: 0x353000
#define regUMCCH7_1_BaseAddrCS0                                                                         0x80c00
#define regUMCCH7_1_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH7_1_AddrMaskCS01                                                                        0x80c08
#define regUMCCH7_1_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH7_1_AddrSelCS01                                                                         0x80c10
#define regUMCCH7_1_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH7_1_AddrHashBank0                                                                       0x80c32
#define regUMCCH7_1_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH7_1_AddrHashBank1                                                                       0x80c33
#define regUMCCH7_1_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH7_1_AddrHashBank2                                                                       0x80c34
#define regUMCCH7_1_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH7_1_AddrHashBank3                                                                       0x80c35
#define regUMCCH7_1_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH7_1_AddrHashBank4                                                                       0x80c36
#define regUMCCH7_1_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH7_1_AddrHashBank5                                                                       0x80c37
#define regUMCCH7_1_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH7_1_EccErrCntSel                                                                        0x80f28
#define regUMCCH7_1_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH7_1_EccErrCnt                                                                           0x80f29
#define regUMCCH7_1_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH7_1_PerfMonCtlClk                                                                       0x80f40
#define regUMCCH7_1_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH7_1_PerfMonCtrClk_Lo                                                                    0x80f41
#define regUMCCH7_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH7_1_PerfMonCtrClk_Hi                                                                    0x80f42
#define regUMCCH7_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH7_1_PerfMonCtl1                                                                         0x80f44
#define regUMCCH7_1_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH7_1_PerfMonCtr1_Lo                                                                      0x80f45
#define regUMCCH7_1_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtr1_Hi                                                                      0x80f46
#define regUMCCH7_1_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtl2                                                                         0x80f47
#define regUMCCH7_1_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH7_1_PerfMonCtr2_Lo                                                                      0x80f48
#define regUMCCH7_1_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtr2_Hi                                                                      0x80f49
#define regUMCCH7_1_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtl3                                                                         0x80f4a
#define regUMCCH7_1_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH7_1_PerfMonCtr3_Lo                                                                      0x80f4b
#define regUMCCH7_1_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtr3_Hi                                                                      0x80f4c
#define regUMCCH7_1_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtl4                                                                         0x80f4d
#define regUMCCH7_1_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH7_1_PerfMonCtr4_Lo                                                                      0x80f4e
#define regUMCCH7_1_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtr4_Hi                                                                      0x80f4f
#define regUMCCH7_1_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtl5                                                                         0x80f50
#define regUMCCH7_1_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH7_1_PerfMonCtr5_Lo                                                                      0x80f51
#define regUMCCH7_1_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtr5_Hi                                                                      0x80f52
#define regUMCCH7_1_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtl6                                                                         0x80f53
#define regUMCCH7_1_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH7_1_PerfMonCtr6_Lo                                                                      0x80f54
#define regUMCCH7_1_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtr6_Hi                                                                      0x80f55
#define regUMCCH7_1_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtl7                                                                         0x80f56
#define regUMCCH7_1_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH7_1_PerfMonCtr7_Lo                                                                      0x80f57
#define regUMCCH7_1_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtr7_Hi                                                                      0x80f58
#define regUMCCH7_1_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtl8                                                                         0x80f59
#define regUMCCH7_1_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH7_1_PerfMonCtr8_Lo                                                                      0x80f5a
#define regUMCCH7_1_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH7_1_PerfMonCtr8_Hi                                                                      0x80f5b
#define regUMCCH7_1_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc2_umcch0_umcchdec
// base address: 0x450000
#define regUMCCH0_2_BaseAddrCS0                                                                         0xc0000
#define regUMCCH0_2_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH0_2_AddrMaskCS01                                                                        0xc0008
#define regUMCCH0_2_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH0_2_AddrSelCS01                                                                         0xc0010
#define regUMCCH0_2_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH0_2_AddrHashBank0                                                                       0xc0032
#define regUMCCH0_2_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH0_2_AddrHashBank1                                                                       0xc0033
#define regUMCCH0_2_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH0_2_AddrHashBank2                                                                       0xc0034
#define regUMCCH0_2_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH0_2_AddrHashBank3                                                                       0xc0035
#define regUMCCH0_2_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH0_2_AddrHashBank4                                                                       0xc0036
#define regUMCCH0_2_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH0_2_AddrHashBank5                                                                       0xc0037
#define regUMCCH0_2_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH0_2_EccErrCntSel                                                                        0xc0328
#define regUMCCH0_2_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH0_2_EccErrCnt                                                                           0xc0329
#define regUMCCH0_2_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH0_2_PerfMonCtlClk                                                                       0xc0340
#define regUMCCH0_2_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH0_2_PerfMonCtrClk_Lo                                                                    0xc0341
#define regUMCCH0_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH0_2_PerfMonCtrClk_Hi                                                                    0xc0342
#define regUMCCH0_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH0_2_PerfMonCtl1                                                                         0xc0344
#define regUMCCH0_2_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH0_2_PerfMonCtr1_Lo                                                                      0xc0345
#define regUMCCH0_2_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtr1_Hi                                                                      0xc0346
#define regUMCCH0_2_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtl2                                                                         0xc0347
#define regUMCCH0_2_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH0_2_PerfMonCtr2_Lo                                                                      0xc0348
#define regUMCCH0_2_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtr2_Hi                                                                      0xc0349
#define regUMCCH0_2_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtl3                                                                         0xc034a
#define regUMCCH0_2_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH0_2_PerfMonCtr3_Lo                                                                      0xc034b
#define regUMCCH0_2_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtr3_Hi                                                                      0xc034c
#define regUMCCH0_2_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtl4                                                                         0xc034d
#define regUMCCH0_2_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH0_2_PerfMonCtr4_Lo                                                                      0xc034e
#define regUMCCH0_2_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtr4_Hi                                                                      0xc034f
#define regUMCCH0_2_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtl5                                                                         0xc0350
#define regUMCCH0_2_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH0_2_PerfMonCtr5_Lo                                                                      0xc0351
#define regUMCCH0_2_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtr5_Hi                                                                      0xc0352
#define regUMCCH0_2_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtl6                                                                         0xc0353
#define regUMCCH0_2_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH0_2_PerfMonCtr6_Lo                                                                      0xc0354
#define regUMCCH0_2_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtr6_Hi                                                                      0xc0355
#define regUMCCH0_2_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtl7                                                                         0xc0356
#define regUMCCH0_2_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH0_2_PerfMonCtr7_Lo                                                                      0xc0357
#define regUMCCH0_2_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtr7_Hi                                                                      0xc0358
#define regUMCCH0_2_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtl8                                                                         0xc0359
#define regUMCCH0_2_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH0_2_PerfMonCtr8_Lo                                                                      0xc035a
#define regUMCCH0_2_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH0_2_PerfMonCtr8_Hi                                                                      0xc035b
#define regUMCCH0_2_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc2_umcch1_umcchdec
// base address: 0x451000
#define regUMCCH1_2_BaseAddrCS0                                                                         0xc0400
#define regUMCCH1_2_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH1_2_AddrMaskCS01                                                                        0xc0408
#define regUMCCH1_2_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH1_2_AddrSelCS01                                                                         0xc0410
#define regUMCCH1_2_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH1_2_AddrHashBank0                                                                       0xc0432
#define regUMCCH1_2_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH1_2_AddrHashBank1                                                                       0xc0433
#define regUMCCH1_2_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH1_2_AddrHashBank2                                                                       0xc0434
#define regUMCCH1_2_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH1_2_AddrHashBank3                                                                       0xc0435
#define regUMCCH1_2_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH1_2_AddrHashBank4                                                                       0xc0436
#define regUMCCH1_2_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH1_2_AddrHashBank5                                                                       0xc0437
#define regUMCCH1_2_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH1_2_EccErrCntSel                                                                        0xc0728
#define regUMCCH1_2_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH1_2_EccErrCnt                                                                           0xc0729
#define regUMCCH1_2_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH1_2_PerfMonCtlClk                                                                       0xc0740
#define regUMCCH1_2_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH1_2_PerfMonCtrClk_Lo                                                                    0xc0741
#define regUMCCH1_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH1_2_PerfMonCtrClk_Hi                                                                    0xc0742
#define regUMCCH1_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH1_2_PerfMonCtl1                                                                         0xc0744
#define regUMCCH1_2_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH1_2_PerfMonCtr1_Lo                                                                      0xc0745
#define regUMCCH1_2_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtr1_Hi                                                                      0xc0746
#define regUMCCH1_2_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtl2                                                                         0xc0747
#define regUMCCH1_2_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH1_2_PerfMonCtr2_Lo                                                                      0xc0748
#define regUMCCH1_2_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtr2_Hi                                                                      0xc0749
#define regUMCCH1_2_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtl3                                                                         0xc074a
#define regUMCCH1_2_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH1_2_PerfMonCtr3_Lo                                                                      0xc074b
#define regUMCCH1_2_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtr3_Hi                                                                      0xc074c
#define regUMCCH1_2_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtl4                                                                         0xc074d
#define regUMCCH1_2_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH1_2_PerfMonCtr4_Lo                                                                      0xc074e
#define regUMCCH1_2_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtr4_Hi                                                                      0xc074f
#define regUMCCH1_2_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtl5                                                                         0xc0750
#define regUMCCH1_2_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH1_2_PerfMonCtr5_Lo                                                                      0xc0751
#define regUMCCH1_2_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtr5_Hi                                                                      0xc0752
#define regUMCCH1_2_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtl6                                                                         0xc0753
#define regUMCCH1_2_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH1_2_PerfMonCtr6_Lo                                                                      0xc0754
#define regUMCCH1_2_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtr6_Hi                                                                      0xc0755
#define regUMCCH1_2_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtl7                                                                         0xc0756
#define regUMCCH1_2_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH1_2_PerfMonCtr7_Lo                                                                      0xc0757
#define regUMCCH1_2_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtr7_Hi                                                                      0xc0758
#define regUMCCH1_2_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtl8                                                                         0xc0759
#define regUMCCH1_2_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH1_2_PerfMonCtr8_Lo                                                                      0xc075a
#define regUMCCH1_2_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH1_2_PerfMonCtr8_Hi                                                                      0xc075b
#define regUMCCH1_2_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc2_umcch2_umcchdec
// base address: 0x452000
#define regUMCCH2_2_BaseAddrCS0                                                                         0xc0800
#define regUMCCH2_2_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH2_2_AddrMaskCS01                                                                        0xc0808
#define regUMCCH2_2_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH2_2_AddrSelCS01                                                                         0xc0810
#define regUMCCH2_2_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH2_2_AddrHashBank0                                                                       0xc0832
#define regUMCCH2_2_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH2_2_AddrHashBank1                                                                       0xc0833
#define regUMCCH2_2_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH2_2_AddrHashBank2                                                                       0xc0834
#define regUMCCH2_2_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH2_2_AddrHashBank3                                                                       0xc0835
#define regUMCCH2_2_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH2_2_AddrHashBank4                                                                       0xc0836
#define regUMCCH2_2_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH2_2_AddrHashBank5                                                                       0xc0837
#define regUMCCH2_2_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH2_2_EccErrCntSel                                                                        0xc0b28
#define regUMCCH2_2_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH2_2_EccErrCnt                                                                           0xc0b29
#define regUMCCH2_2_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH2_2_PerfMonCtlClk                                                                       0xc0b40
#define regUMCCH2_2_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH2_2_PerfMonCtrClk_Lo                                                                    0xc0b41
#define regUMCCH2_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH2_2_PerfMonCtrClk_Hi                                                                    0xc0b42
#define regUMCCH2_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH2_2_PerfMonCtl1                                                                         0xc0b44
#define regUMCCH2_2_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH2_2_PerfMonCtr1_Lo                                                                      0xc0b45
#define regUMCCH2_2_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtr1_Hi                                                                      0xc0b46
#define regUMCCH2_2_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtl2                                                                         0xc0b47
#define regUMCCH2_2_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH2_2_PerfMonCtr2_Lo                                                                      0xc0b48
#define regUMCCH2_2_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtr2_Hi                                                                      0xc0b49
#define regUMCCH2_2_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtl3                                                                         0xc0b4a
#define regUMCCH2_2_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH2_2_PerfMonCtr3_Lo                                                                      0xc0b4b
#define regUMCCH2_2_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtr3_Hi                                                                      0xc0b4c
#define regUMCCH2_2_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtl4                                                                         0xc0b4d
#define regUMCCH2_2_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH2_2_PerfMonCtr4_Lo                                                                      0xc0b4e
#define regUMCCH2_2_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtr4_Hi                                                                      0xc0b4f
#define regUMCCH2_2_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtl5                                                                         0xc0b50
#define regUMCCH2_2_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH2_2_PerfMonCtr5_Lo                                                                      0xc0b51
#define regUMCCH2_2_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtr5_Hi                                                                      0xc0b52
#define regUMCCH2_2_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtl6                                                                         0xc0b53
#define regUMCCH2_2_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH2_2_PerfMonCtr6_Lo                                                                      0xc0b54
#define regUMCCH2_2_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtr6_Hi                                                                      0xc0b55
#define regUMCCH2_2_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtl7                                                                         0xc0b56
#define regUMCCH2_2_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH2_2_PerfMonCtr7_Lo                                                                      0xc0b57
#define regUMCCH2_2_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtr7_Hi                                                                      0xc0b58
#define regUMCCH2_2_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtl8                                                                         0xc0b59
#define regUMCCH2_2_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH2_2_PerfMonCtr8_Lo                                                                      0xc0b5a
#define regUMCCH2_2_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH2_2_PerfMonCtr8_Hi                                                                      0xc0b5b
#define regUMCCH2_2_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc2_umcch3_umcchdec
// base address: 0x453000
#define regUMCCH3_2_BaseAddrCS0                                                                         0xc0c00
#define regUMCCH3_2_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH3_2_AddrMaskCS01                                                                        0xc0c08
#define regUMCCH3_2_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH3_2_AddrSelCS01                                                                         0xc0c10
#define regUMCCH3_2_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH3_2_AddrHashBank0                                                                       0xc0c32
#define regUMCCH3_2_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH3_2_AddrHashBank1                                                                       0xc0c33
#define regUMCCH3_2_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH3_2_AddrHashBank2                                                                       0xc0c34
#define regUMCCH3_2_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH3_2_AddrHashBank3                                                                       0xc0c35
#define regUMCCH3_2_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH3_2_AddrHashBank4                                                                       0xc0c36
#define regUMCCH3_2_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH3_2_AddrHashBank5                                                                       0xc0c37
#define regUMCCH3_2_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH3_2_EccErrCntSel                                                                        0xc0f28
#define regUMCCH3_2_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH3_2_EccErrCnt                                                                           0xc0f29
#define regUMCCH3_2_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH3_2_PerfMonCtlClk                                                                       0xc0f40
#define regUMCCH3_2_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH3_2_PerfMonCtrClk_Lo                                                                    0xc0f41
#define regUMCCH3_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH3_2_PerfMonCtrClk_Hi                                                                    0xc0f42
#define regUMCCH3_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH3_2_PerfMonCtl1                                                                         0xc0f44
#define regUMCCH3_2_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH3_2_PerfMonCtr1_Lo                                                                      0xc0f45
#define regUMCCH3_2_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtr1_Hi                                                                      0xc0f46
#define regUMCCH3_2_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtl2                                                                         0xc0f47
#define regUMCCH3_2_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH3_2_PerfMonCtr2_Lo                                                                      0xc0f48
#define regUMCCH3_2_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtr2_Hi                                                                      0xc0f49
#define regUMCCH3_2_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtl3                                                                         0xc0f4a
#define regUMCCH3_2_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH3_2_PerfMonCtr3_Lo                                                                      0xc0f4b
#define regUMCCH3_2_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtr3_Hi                                                                      0xc0f4c
#define regUMCCH3_2_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtl4                                                                         0xc0f4d
#define regUMCCH3_2_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH3_2_PerfMonCtr4_Lo                                                                      0xc0f4e
#define regUMCCH3_2_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtr4_Hi                                                                      0xc0f4f
#define regUMCCH3_2_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtl5                                                                         0xc0f50
#define regUMCCH3_2_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH3_2_PerfMonCtr5_Lo                                                                      0xc0f51
#define regUMCCH3_2_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtr5_Hi                                                                      0xc0f52
#define regUMCCH3_2_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtl6                                                                         0xc0f53
#define regUMCCH3_2_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH3_2_PerfMonCtr6_Lo                                                                      0xc0f54
#define regUMCCH3_2_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtr6_Hi                                                                      0xc0f55
#define regUMCCH3_2_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtl7                                                                         0xc0f56
#define regUMCCH3_2_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH3_2_PerfMonCtr7_Lo                                                                      0xc0f57
#define regUMCCH3_2_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtr7_Hi                                                                      0xc0f58
#define regUMCCH3_2_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtl8                                                                         0xc0f59
#define regUMCCH3_2_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH3_2_PerfMonCtr8_Lo                                                                      0xc0f5a
#define regUMCCH3_2_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH3_2_PerfMonCtr8_Hi                                                                      0xc0f5b
#define regUMCCH3_2_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc2_umcch4_umcchdec
// base address: 0x550000
#define regUMCCH4_2_BaseAddrCS0                                                                         0x100000
#define regUMCCH4_2_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH4_2_AddrMaskCS01                                                                        0x100008
#define regUMCCH4_2_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH4_2_AddrSelCS01                                                                         0x100010
#define regUMCCH4_2_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH4_2_AddrHashBank0                                                                       0x100032
#define regUMCCH4_2_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH4_2_AddrHashBank1                                                                       0x100033
#define regUMCCH4_2_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH4_2_AddrHashBank2                                                                       0x100034
#define regUMCCH4_2_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH4_2_AddrHashBank3                                                                       0x100035
#define regUMCCH4_2_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH4_2_AddrHashBank4                                                                       0x100036
#define regUMCCH4_2_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH4_2_AddrHashBank5                                                                       0x100037
#define regUMCCH4_2_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH4_2_EccErrCntSel                                                                        0x100328
#define regUMCCH4_2_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH4_2_EccErrCnt                                                                           0x100329
#define regUMCCH4_2_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH4_2_PerfMonCtlClk                                                                       0x100340
#define regUMCCH4_2_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH4_2_PerfMonCtrClk_Lo                                                                    0x100341
#define regUMCCH4_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH4_2_PerfMonCtrClk_Hi                                                                    0x100342
#define regUMCCH4_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH4_2_PerfMonCtl1                                                                         0x100344
#define regUMCCH4_2_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH4_2_PerfMonCtr1_Lo                                                                      0x100345
#define regUMCCH4_2_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtr1_Hi                                                                      0x100346
#define regUMCCH4_2_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtl2                                                                         0x100347
#define regUMCCH4_2_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH4_2_PerfMonCtr2_Lo                                                                      0x100348
#define regUMCCH4_2_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtr2_Hi                                                                      0x100349
#define regUMCCH4_2_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtl3                                                                         0x10034a
#define regUMCCH4_2_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH4_2_PerfMonCtr3_Lo                                                                      0x10034b
#define regUMCCH4_2_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtr3_Hi                                                                      0x10034c
#define regUMCCH4_2_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtl4                                                                         0x10034d
#define regUMCCH4_2_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH4_2_PerfMonCtr4_Lo                                                                      0x10034e
#define regUMCCH4_2_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtr4_Hi                                                                      0x10034f
#define regUMCCH4_2_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtl5                                                                         0x100350
#define regUMCCH4_2_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH4_2_PerfMonCtr5_Lo                                                                      0x100351
#define regUMCCH4_2_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtr5_Hi                                                                      0x100352
#define regUMCCH4_2_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtl6                                                                         0x100353
#define regUMCCH4_2_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH4_2_PerfMonCtr6_Lo                                                                      0x100354
#define regUMCCH4_2_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtr6_Hi                                                                      0x100355
#define regUMCCH4_2_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtl7                                                                         0x100356
#define regUMCCH4_2_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH4_2_PerfMonCtr7_Lo                                                                      0x100357
#define regUMCCH4_2_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtr7_Hi                                                                      0x100358
#define regUMCCH4_2_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtl8                                                                         0x100359
#define regUMCCH4_2_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH4_2_PerfMonCtr8_Lo                                                                      0x10035a
#define regUMCCH4_2_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH4_2_PerfMonCtr8_Hi                                                                      0x10035b
#define regUMCCH4_2_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc2_umcch5_umcchdec
// base address: 0x551000
#define regUMCCH5_2_BaseAddrCS0                                                                         0x100400
#define regUMCCH5_2_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH5_2_AddrMaskCS01                                                                        0x100408
#define regUMCCH5_2_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH5_2_AddrSelCS01                                                                         0x100410
#define regUMCCH5_2_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH5_2_AddrHashBank0                                                                       0x100432
#define regUMCCH5_2_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH5_2_AddrHashBank1                                                                       0x100433
#define regUMCCH5_2_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH5_2_AddrHashBank2                                                                       0x100434
#define regUMCCH5_2_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH5_2_AddrHashBank3                                                                       0x100435
#define regUMCCH5_2_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH5_2_AddrHashBank4                                                                       0x100436
#define regUMCCH5_2_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH5_2_AddrHashBank5                                                                       0x100437
#define regUMCCH5_2_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH5_2_EccErrCntSel                                                                        0x100728
#define regUMCCH5_2_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH5_2_EccErrCnt                                                                           0x100729
#define regUMCCH5_2_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH5_2_PerfMonCtlClk                                                                       0x100740
#define regUMCCH5_2_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH5_2_PerfMonCtrClk_Lo                                                                    0x100741
#define regUMCCH5_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH5_2_PerfMonCtrClk_Hi                                                                    0x100742
#define regUMCCH5_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH5_2_PerfMonCtl1                                                                         0x100744
#define regUMCCH5_2_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH5_2_PerfMonCtr1_Lo                                                                      0x100745
#define regUMCCH5_2_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtr1_Hi                                                                      0x100746
#define regUMCCH5_2_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtl2                                                                         0x100747
#define regUMCCH5_2_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH5_2_PerfMonCtr2_Lo                                                                      0x100748
#define regUMCCH5_2_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtr2_Hi                                                                      0x100749
#define regUMCCH5_2_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtl3                                                                         0x10074a
#define regUMCCH5_2_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH5_2_PerfMonCtr3_Lo                                                                      0x10074b
#define regUMCCH5_2_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtr3_Hi                                                                      0x10074c
#define regUMCCH5_2_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtl4                                                                         0x10074d
#define regUMCCH5_2_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH5_2_PerfMonCtr4_Lo                                                                      0x10074e
#define regUMCCH5_2_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtr4_Hi                                                                      0x10074f
#define regUMCCH5_2_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtl5                                                                         0x100750
#define regUMCCH5_2_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH5_2_PerfMonCtr5_Lo                                                                      0x100751
#define regUMCCH5_2_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtr5_Hi                                                                      0x100752
#define regUMCCH5_2_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtl6                                                                         0x100753
#define regUMCCH5_2_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH5_2_PerfMonCtr6_Lo                                                                      0x100754
#define regUMCCH5_2_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtr6_Hi                                                                      0x100755
#define regUMCCH5_2_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtl7                                                                         0x100756
#define regUMCCH5_2_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH5_2_PerfMonCtr7_Lo                                                                      0x100757
#define regUMCCH5_2_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtr7_Hi                                                                      0x100758
#define regUMCCH5_2_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtl8                                                                         0x100759
#define regUMCCH5_2_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH5_2_PerfMonCtr8_Lo                                                                      0x10075a
#define regUMCCH5_2_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH5_2_PerfMonCtr8_Hi                                                                      0x10075b
#define regUMCCH5_2_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc2_umcch6_umcchdec
// base address: 0x552000
#define regUMCCH6_2_BaseAddrCS0                                                                         0x100800
#define regUMCCH6_2_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH6_2_AddrMaskCS01                                                                        0x100808
#define regUMCCH6_2_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH6_2_AddrSelCS01                                                                         0x100810
#define regUMCCH6_2_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH6_2_AddrHashBank0                                                                       0x100832
#define regUMCCH6_2_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH6_2_AddrHashBank1                                                                       0x100833
#define regUMCCH6_2_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH6_2_AddrHashBank2                                                                       0x100834
#define regUMCCH6_2_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH6_2_AddrHashBank3                                                                       0x100835
#define regUMCCH6_2_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH6_2_AddrHashBank4                                                                       0x100836
#define regUMCCH6_2_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH6_2_AddrHashBank5                                                                       0x100837
#define regUMCCH6_2_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH6_2_EccErrCntSel                                                                        0x100b28
#define regUMCCH6_2_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH6_2_EccErrCnt                                                                           0x100b29
#define regUMCCH6_2_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH6_2_PerfMonCtlClk                                                                       0x100b40
#define regUMCCH6_2_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH6_2_PerfMonCtrClk_Lo                                                                    0x100b41
#define regUMCCH6_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH6_2_PerfMonCtrClk_Hi                                                                    0x100b42
#define regUMCCH6_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH6_2_PerfMonCtl1                                                                         0x100b44
#define regUMCCH6_2_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH6_2_PerfMonCtr1_Lo                                                                      0x100b45
#define regUMCCH6_2_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtr1_Hi                                                                      0x100b46
#define regUMCCH6_2_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtl2                                                                         0x100b47
#define regUMCCH6_2_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH6_2_PerfMonCtr2_Lo                                                                      0x100b48
#define regUMCCH6_2_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtr2_Hi                                                                      0x100b49
#define regUMCCH6_2_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtl3                                                                         0x100b4a
#define regUMCCH6_2_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH6_2_PerfMonCtr3_Lo                                                                      0x100b4b
#define regUMCCH6_2_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtr3_Hi                                                                      0x100b4c
#define regUMCCH6_2_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtl4                                                                         0x100b4d
#define regUMCCH6_2_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH6_2_PerfMonCtr4_Lo                                                                      0x100b4e
#define regUMCCH6_2_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtr4_Hi                                                                      0x100b4f
#define regUMCCH6_2_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtl5                                                                         0x100b50
#define regUMCCH6_2_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH6_2_PerfMonCtr5_Lo                                                                      0x100b51
#define regUMCCH6_2_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtr5_Hi                                                                      0x100b52
#define regUMCCH6_2_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtl6                                                                         0x100b53
#define regUMCCH6_2_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH6_2_PerfMonCtr6_Lo                                                                      0x100b54
#define regUMCCH6_2_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtr6_Hi                                                                      0x100b55
#define regUMCCH6_2_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtl7                                                                         0x100b56
#define regUMCCH6_2_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH6_2_PerfMonCtr7_Lo                                                                      0x100b57
#define regUMCCH6_2_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtr7_Hi                                                                      0x100b58
#define regUMCCH6_2_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtl8                                                                         0x100b59
#define regUMCCH6_2_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH6_2_PerfMonCtr8_Lo                                                                      0x100b5a
#define regUMCCH6_2_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH6_2_PerfMonCtr8_Hi                                                                      0x100b5b
#define regUMCCH6_2_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc2_umcch7_umcchdec
// base address: 0x553000
#define regUMCCH7_2_BaseAddrCS0                                                                         0x100c00
#define regUMCCH7_2_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH7_2_AddrMaskCS01                                                                        0x100c08
#define regUMCCH7_2_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH7_2_AddrSelCS01                                                                         0x100c10
#define regUMCCH7_2_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH7_2_AddrHashBank0                                                                       0x100c32
#define regUMCCH7_2_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH7_2_AddrHashBank1                                                                       0x100c33
#define regUMCCH7_2_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH7_2_AddrHashBank2                                                                       0x100c34
#define regUMCCH7_2_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH7_2_AddrHashBank3                                                                       0x100c35
#define regUMCCH7_2_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH7_2_AddrHashBank4                                                                       0x100c36
#define regUMCCH7_2_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH7_2_AddrHashBank5                                                                       0x100c37
#define regUMCCH7_2_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH7_2_EccErrCntSel                                                                        0x100f28
#define regUMCCH7_2_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH7_2_EccErrCnt                                                                           0x100f29
#define regUMCCH7_2_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH7_2_PerfMonCtlClk                                                                       0x100f40
#define regUMCCH7_2_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH7_2_PerfMonCtrClk_Lo                                                                    0x100f41
#define regUMCCH7_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH7_2_PerfMonCtrClk_Hi                                                                    0x100f42
#define regUMCCH7_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH7_2_PerfMonCtl1                                                                         0x100f44
#define regUMCCH7_2_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH7_2_PerfMonCtr1_Lo                                                                      0x100f45
#define regUMCCH7_2_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtr1_Hi                                                                      0x100f46
#define regUMCCH7_2_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtl2                                                                         0x100f47
#define regUMCCH7_2_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH7_2_PerfMonCtr2_Lo                                                                      0x100f48
#define regUMCCH7_2_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtr2_Hi                                                                      0x100f49
#define regUMCCH7_2_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtl3                                                                         0x100f4a
#define regUMCCH7_2_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH7_2_PerfMonCtr3_Lo                                                                      0x100f4b
#define regUMCCH7_2_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtr3_Hi                                                                      0x100f4c
#define regUMCCH7_2_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtl4                                                                         0x100f4d
#define regUMCCH7_2_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH7_2_PerfMonCtr4_Lo                                                                      0x100f4e
#define regUMCCH7_2_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtr4_Hi                                                                      0x100f4f
#define regUMCCH7_2_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtl5                                                                         0x100f50
#define regUMCCH7_2_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH7_2_PerfMonCtr5_Lo                                                                      0x100f51
#define regUMCCH7_2_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtr5_Hi                                                                      0x100f52
#define regUMCCH7_2_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtl6                                                                         0x100f53
#define regUMCCH7_2_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH7_2_PerfMonCtr6_Lo                                                                      0x100f54
#define regUMCCH7_2_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtr6_Hi                                                                      0x100f55
#define regUMCCH7_2_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtl7                                                                         0x100f56
#define regUMCCH7_2_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH7_2_PerfMonCtr7_Lo                                                                      0x100f57
#define regUMCCH7_2_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtr7_Hi                                                                      0x100f58
#define regUMCCH7_2_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtl8                                                                         0x100f59
#define regUMCCH7_2_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH7_2_PerfMonCtr8_Lo                                                                      0x100f5a
#define regUMCCH7_2_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH7_2_PerfMonCtr8_Hi                                                                      0x100f5b
#define regUMCCH7_2_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc3_umcch0_umcchdec
// base address: 0x650000
#define regUMCCH0_3_BaseAddrCS0                                                                         0x140000
#define regUMCCH0_3_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH0_3_AddrMaskCS01                                                                        0x140008
#define regUMCCH0_3_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH0_3_AddrSelCS01                                                                         0x140010
#define regUMCCH0_3_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH0_3_AddrHashBank0                                                                       0x140032
#define regUMCCH0_3_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH0_3_AddrHashBank1                                                                       0x140033
#define regUMCCH0_3_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH0_3_AddrHashBank2                                                                       0x140034
#define regUMCCH0_3_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH0_3_AddrHashBank3                                                                       0x140035
#define regUMCCH0_3_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH0_3_AddrHashBank4                                                                       0x140036
#define regUMCCH0_3_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH0_3_AddrHashBank5                                                                       0x140037
#define regUMCCH0_3_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH0_3_EccErrCntSel                                                                        0x140328
#define regUMCCH0_3_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH0_3_EccErrCnt                                                                           0x140329
#define regUMCCH0_3_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH0_3_PerfMonCtlClk                                                                       0x140340
#define regUMCCH0_3_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH0_3_PerfMonCtrClk_Lo                                                                    0x140341
#define regUMCCH0_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH0_3_PerfMonCtrClk_Hi                                                                    0x140342
#define regUMCCH0_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH0_3_PerfMonCtl1                                                                         0x140344
#define regUMCCH0_3_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH0_3_PerfMonCtr1_Lo                                                                      0x140345
#define regUMCCH0_3_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtr1_Hi                                                                      0x140346
#define regUMCCH0_3_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtl2                                                                         0x140347
#define regUMCCH0_3_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH0_3_PerfMonCtr2_Lo                                                                      0x140348
#define regUMCCH0_3_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtr2_Hi                                                                      0x140349
#define regUMCCH0_3_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtl3                                                                         0x14034a
#define regUMCCH0_3_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH0_3_PerfMonCtr3_Lo                                                                      0x14034b
#define regUMCCH0_3_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtr3_Hi                                                                      0x14034c
#define regUMCCH0_3_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtl4                                                                         0x14034d
#define regUMCCH0_3_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH0_3_PerfMonCtr4_Lo                                                                      0x14034e
#define regUMCCH0_3_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtr4_Hi                                                                      0x14034f
#define regUMCCH0_3_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtl5                                                                         0x140350
#define regUMCCH0_3_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH0_3_PerfMonCtr5_Lo                                                                      0x140351
#define regUMCCH0_3_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtr5_Hi                                                                      0x140352
#define regUMCCH0_3_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtl6                                                                         0x140353
#define regUMCCH0_3_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH0_3_PerfMonCtr6_Lo                                                                      0x140354
#define regUMCCH0_3_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtr6_Hi                                                                      0x140355
#define regUMCCH0_3_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtl7                                                                         0x140356
#define regUMCCH0_3_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH0_3_PerfMonCtr7_Lo                                                                      0x140357
#define regUMCCH0_3_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtr7_Hi                                                                      0x140358
#define regUMCCH0_3_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtl8                                                                         0x140359
#define regUMCCH0_3_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH0_3_PerfMonCtr8_Lo                                                                      0x14035a
#define regUMCCH0_3_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH0_3_PerfMonCtr8_Hi                                                                      0x14035b
#define regUMCCH0_3_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc3_umcch1_umcchdec
// base address: 0x651000
#define regUMCCH1_3_BaseAddrCS0                                                                         0x140400
#define regUMCCH1_3_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH1_3_AddrMaskCS01                                                                        0x140408
#define regUMCCH1_3_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH1_3_AddrSelCS01                                                                         0x140410
#define regUMCCH1_3_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH1_3_AddrHashBank0                                                                       0x140432
#define regUMCCH1_3_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH1_3_AddrHashBank1                                                                       0x140433
#define regUMCCH1_3_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH1_3_AddrHashBank2                                                                       0x140434
#define regUMCCH1_3_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH1_3_AddrHashBank3                                                                       0x140435
#define regUMCCH1_3_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH1_3_AddrHashBank4                                                                       0x140436
#define regUMCCH1_3_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH1_3_AddrHashBank5                                                                       0x140437
#define regUMCCH1_3_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH1_3_EccErrCntSel                                                                        0x140728
#define regUMCCH1_3_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH1_3_EccErrCnt                                                                           0x140729
#define regUMCCH1_3_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH1_3_PerfMonCtlClk                                                                       0x140740
#define regUMCCH1_3_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH1_3_PerfMonCtrClk_Lo                                                                    0x140741
#define regUMCCH1_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH1_3_PerfMonCtrClk_Hi                                                                    0x140742
#define regUMCCH1_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH1_3_PerfMonCtl1                                                                         0x140744
#define regUMCCH1_3_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH1_3_PerfMonCtr1_Lo                                                                      0x140745
#define regUMCCH1_3_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtr1_Hi                                                                      0x140746
#define regUMCCH1_3_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtl2                                                                         0x140747
#define regUMCCH1_3_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH1_3_PerfMonCtr2_Lo                                                                      0x140748
#define regUMCCH1_3_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtr2_Hi                                                                      0x140749
#define regUMCCH1_3_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtl3                                                                         0x14074a
#define regUMCCH1_3_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH1_3_PerfMonCtr3_Lo                                                                      0x14074b
#define regUMCCH1_3_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtr3_Hi                                                                      0x14074c
#define regUMCCH1_3_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtl4                                                                         0x14074d
#define regUMCCH1_3_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH1_3_PerfMonCtr4_Lo                                                                      0x14074e
#define regUMCCH1_3_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtr4_Hi                                                                      0x14074f
#define regUMCCH1_3_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtl5                                                                         0x140750
#define regUMCCH1_3_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH1_3_PerfMonCtr5_Lo                                                                      0x140751
#define regUMCCH1_3_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtr5_Hi                                                                      0x140752
#define regUMCCH1_3_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtl6                                                                         0x140753
#define regUMCCH1_3_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH1_3_PerfMonCtr6_Lo                                                                      0x140754
#define regUMCCH1_3_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtr6_Hi                                                                      0x140755
#define regUMCCH1_3_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtl7                                                                         0x140756
#define regUMCCH1_3_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH1_3_PerfMonCtr7_Lo                                                                      0x140757
#define regUMCCH1_3_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtr7_Hi                                                                      0x140758
#define regUMCCH1_3_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtl8                                                                         0x140759
#define regUMCCH1_3_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH1_3_PerfMonCtr8_Lo                                                                      0x14075a
#define regUMCCH1_3_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH1_3_PerfMonCtr8_Hi                                                                      0x14075b
#define regUMCCH1_3_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc3_umcch2_umcchdec
// base address: 0x652000
#define regUMCCH2_3_BaseAddrCS0                                                                         0x140800
#define regUMCCH2_3_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH2_3_AddrMaskCS01                                                                        0x140808
#define regUMCCH2_3_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH2_3_AddrSelCS01                                                                         0x140810
#define regUMCCH2_3_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH2_3_AddrHashBank0                                                                       0x140832
#define regUMCCH2_3_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH2_3_AddrHashBank1                                                                       0x140833
#define regUMCCH2_3_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH2_3_AddrHashBank2                                                                       0x140834
#define regUMCCH2_3_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH2_3_AddrHashBank3                                                                       0x140835
#define regUMCCH2_3_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH2_3_AddrHashBank4                                                                       0x140836
#define regUMCCH2_3_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH2_3_AddrHashBank5                                                                       0x140837
#define regUMCCH2_3_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH2_3_EccErrCntSel                                                                        0x140b28
#define regUMCCH2_3_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH2_3_EccErrCnt                                                                           0x140b29
#define regUMCCH2_3_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH2_3_PerfMonCtlClk                                                                       0x140b40
#define regUMCCH2_3_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH2_3_PerfMonCtrClk_Lo                                                                    0x140b41
#define regUMCCH2_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH2_3_PerfMonCtrClk_Hi                                                                    0x140b42
#define regUMCCH2_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH2_3_PerfMonCtl1                                                                         0x140b44
#define regUMCCH2_3_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH2_3_PerfMonCtr1_Lo                                                                      0x140b45
#define regUMCCH2_3_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtr1_Hi                                                                      0x140b46
#define regUMCCH2_3_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtl2                                                                         0x140b47
#define regUMCCH2_3_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH2_3_PerfMonCtr2_Lo                                                                      0x140b48
#define regUMCCH2_3_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtr2_Hi                                                                      0x140b49
#define regUMCCH2_3_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtl3                                                                         0x140b4a
#define regUMCCH2_3_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH2_3_PerfMonCtr3_Lo                                                                      0x140b4b
#define regUMCCH2_3_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtr3_Hi                                                                      0x140b4c
#define regUMCCH2_3_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtl4                                                                         0x140b4d
#define regUMCCH2_3_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH2_3_PerfMonCtr4_Lo                                                                      0x140b4e
#define regUMCCH2_3_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtr4_Hi                                                                      0x140b4f
#define regUMCCH2_3_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtl5                                                                         0x140b50
#define regUMCCH2_3_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH2_3_PerfMonCtr5_Lo                                                                      0x140b51
#define regUMCCH2_3_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtr5_Hi                                                                      0x140b52
#define regUMCCH2_3_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtl6                                                                         0x140b53
#define regUMCCH2_3_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH2_3_PerfMonCtr6_Lo                                                                      0x140b54
#define regUMCCH2_3_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtr6_Hi                                                                      0x140b55
#define regUMCCH2_3_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtl7                                                                         0x140b56
#define regUMCCH2_3_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH2_3_PerfMonCtr7_Lo                                                                      0x140b57
#define regUMCCH2_3_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtr7_Hi                                                                      0x140b58
#define regUMCCH2_3_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtl8                                                                         0x140b59
#define regUMCCH2_3_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH2_3_PerfMonCtr8_Lo                                                                      0x140b5a
#define regUMCCH2_3_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH2_3_PerfMonCtr8_Hi                                                                      0x140b5b
#define regUMCCH2_3_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc3_umcch3_umcchdec
// base address: 0x653000
#define regUMCCH3_3_BaseAddrCS0                                                                         0x140c00
#define regUMCCH3_3_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH3_3_AddrMaskCS01                                                                        0x140c08
#define regUMCCH3_3_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH3_3_AddrSelCS01                                                                         0x140c10
#define regUMCCH3_3_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH3_3_AddrHashBank0                                                                       0x140c32
#define regUMCCH3_3_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH3_3_AddrHashBank1                                                                       0x140c33
#define regUMCCH3_3_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH3_3_AddrHashBank2                                                                       0x140c34
#define regUMCCH3_3_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH3_3_AddrHashBank3                                                                       0x140c35
#define regUMCCH3_3_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH3_3_AddrHashBank4                                                                       0x140c36
#define regUMCCH3_3_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH3_3_AddrHashBank5                                                                       0x140c37
#define regUMCCH3_3_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH3_3_EccErrCntSel                                                                        0x140f28
#define regUMCCH3_3_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH3_3_EccErrCnt                                                                           0x140f29
#define regUMCCH3_3_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH3_3_PerfMonCtlClk                                                                       0x140f40
#define regUMCCH3_3_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH3_3_PerfMonCtrClk_Lo                                                                    0x140f41
#define regUMCCH3_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH3_3_PerfMonCtrClk_Hi                                                                    0x140f42
#define regUMCCH3_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH3_3_PerfMonCtl1                                                                         0x140f44
#define regUMCCH3_3_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH3_3_PerfMonCtr1_Lo                                                                      0x140f45
#define regUMCCH3_3_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtr1_Hi                                                                      0x140f46
#define regUMCCH3_3_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtl2                                                                         0x140f47
#define regUMCCH3_3_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH3_3_PerfMonCtr2_Lo                                                                      0x140f48
#define regUMCCH3_3_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtr2_Hi                                                                      0x140f49
#define regUMCCH3_3_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtl3                                                                         0x140f4a
#define regUMCCH3_3_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH3_3_PerfMonCtr3_Lo                                                                      0x140f4b
#define regUMCCH3_3_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtr3_Hi                                                                      0x140f4c
#define regUMCCH3_3_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtl4                                                                         0x140f4d
#define regUMCCH3_3_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH3_3_PerfMonCtr4_Lo                                                                      0x140f4e
#define regUMCCH3_3_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtr4_Hi                                                                      0x140f4f
#define regUMCCH3_3_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtl5                                                                         0x140f50
#define regUMCCH3_3_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH3_3_PerfMonCtr5_Lo                                                                      0x140f51
#define regUMCCH3_3_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtr5_Hi                                                                      0x140f52
#define regUMCCH3_3_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtl6                                                                         0x140f53
#define regUMCCH3_3_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH3_3_PerfMonCtr6_Lo                                                                      0x140f54
#define regUMCCH3_3_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtr6_Hi                                                                      0x140f55
#define regUMCCH3_3_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtl7                                                                         0x140f56
#define regUMCCH3_3_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH3_3_PerfMonCtr7_Lo                                                                      0x140f57
#define regUMCCH3_3_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtr7_Hi                                                                      0x140f58
#define regUMCCH3_3_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtl8                                                                         0x140f59
#define regUMCCH3_3_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH3_3_PerfMonCtr8_Lo                                                                      0x140f5a
#define regUMCCH3_3_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH3_3_PerfMonCtr8_Hi                                                                      0x140f5b
#define regUMCCH3_3_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc3_umcch4_umcchdec
// base address: 0x750000
#define regUMCCH4_3_BaseAddrCS0                                                                         0x180000
#define regUMCCH4_3_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH4_3_AddrMaskCS01                                                                        0x180008
#define regUMCCH4_3_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH4_3_AddrSelCS01                                                                         0x180010
#define regUMCCH4_3_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH4_3_AddrHashBank0                                                                       0x180032
#define regUMCCH4_3_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH4_3_AddrHashBank1                                                                       0x180033
#define regUMCCH4_3_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH4_3_AddrHashBank2                                                                       0x180034
#define regUMCCH4_3_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH4_3_AddrHashBank3                                                                       0x180035
#define regUMCCH4_3_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH4_3_AddrHashBank4                                                                       0x180036
#define regUMCCH4_3_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH4_3_AddrHashBank5                                                                       0x180037
#define regUMCCH4_3_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH4_3_EccErrCntSel                                                                        0x180328
#define regUMCCH4_3_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH4_3_EccErrCnt                                                                           0x180329
#define regUMCCH4_3_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH4_3_PerfMonCtlClk                                                                       0x180340
#define regUMCCH4_3_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH4_3_PerfMonCtrClk_Lo                                                                    0x180341
#define regUMCCH4_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH4_3_PerfMonCtrClk_Hi                                                                    0x180342
#define regUMCCH4_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH4_3_PerfMonCtl1                                                                         0x180344
#define regUMCCH4_3_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH4_3_PerfMonCtr1_Lo                                                                      0x180345
#define regUMCCH4_3_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtr1_Hi                                                                      0x180346
#define regUMCCH4_3_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtl2                                                                         0x180347
#define regUMCCH4_3_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH4_3_PerfMonCtr2_Lo                                                                      0x180348
#define regUMCCH4_3_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtr2_Hi                                                                      0x180349
#define regUMCCH4_3_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtl3                                                                         0x18034a
#define regUMCCH4_3_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH4_3_PerfMonCtr3_Lo                                                                      0x18034b
#define regUMCCH4_3_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtr3_Hi                                                                      0x18034c
#define regUMCCH4_3_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtl4                                                                         0x18034d
#define regUMCCH4_3_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH4_3_PerfMonCtr4_Lo                                                                      0x18034e
#define regUMCCH4_3_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtr4_Hi                                                                      0x18034f
#define regUMCCH4_3_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtl5                                                                         0x180350
#define regUMCCH4_3_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH4_3_PerfMonCtr5_Lo                                                                      0x180351
#define regUMCCH4_3_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtr5_Hi                                                                      0x180352
#define regUMCCH4_3_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtl6                                                                         0x180353
#define regUMCCH4_3_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH4_3_PerfMonCtr6_Lo                                                                      0x180354
#define regUMCCH4_3_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtr6_Hi                                                                      0x180355
#define regUMCCH4_3_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtl7                                                                         0x180356
#define regUMCCH4_3_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH4_3_PerfMonCtr7_Lo                                                                      0x180357
#define regUMCCH4_3_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtr7_Hi                                                                      0x180358
#define regUMCCH4_3_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtl8                                                                         0x180359
#define regUMCCH4_3_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH4_3_PerfMonCtr8_Lo                                                                      0x18035a
#define regUMCCH4_3_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH4_3_PerfMonCtr8_Hi                                                                      0x18035b
#define regUMCCH4_3_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc3_umcch5_umcchdec
// base address: 0x751000
#define regUMCCH5_3_BaseAddrCS0                                                                         0x180400
#define regUMCCH5_3_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH5_3_AddrMaskCS01                                                                        0x180408
#define regUMCCH5_3_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH5_3_AddrSelCS01                                                                         0x180410
#define regUMCCH5_3_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH5_3_AddrHashBank0                                                                       0x180432
#define regUMCCH5_3_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH5_3_AddrHashBank1                                                                       0x180433
#define regUMCCH5_3_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH5_3_AddrHashBank2                                                                       0x180434
#define regUMCCH5_3_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH5_3_AddrHashBank3                                                                       0x180435
#define regUMCCH5_3_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH5_3_AddrHashBank4                                                                       0x180436
#define regUMCCH5_3_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH5_3_AddrHashBank5                                                                       0x180437
#define regUMCCH5_3_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH5_3_EccErrCntSel                                                                        0x180728
#define regUMCCH5_3_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH5_3_EccErrCnt                                                                           0x180729
#define regUMCCH5_3_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH5_3_PerfMonCtlClk                                                                       0x180740
#define regUMCCH5_3_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH5_3_PerfMonCtrClk_Lo                                                                    0x180741
#define regUMCCH5_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH5_3_PerfMonCtrClk_Hi                                                                    0x180742
#define regUMCCH5_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH5_3_PerfMonCtl1                                                                         0x180744
#define regUMCCH5_3_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH5_3_PerfMonCtr1_Lo                                                                      0x180745
#define regUMCCH5_3_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtr1_Hi                                                                      0x180746
#define regUMCCH5_3_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtl2                                                                         0x180747
#define regUMCCH5_3_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH5_3_PerfMonCtr2_Lo                                                                      0x180748
#define regUMCCH5_3_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtr2_Hi                                                                      0x180749
#define regUMCCH5_3_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtl3                                                                         0x18074a
#define regUMCCH5_3_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH5_3_PerfMonCtr3_Lo                                                                      0x18074b
#define regUMCCH5_3_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtr3_Hi                                                                      0x18074c
#define regUMCCH5_3_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtl4                                                                         0x18074d
#define regUMCCH5_3_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH5_3_PerfMonCtr4_Lo                                                                      0x18074e
#define regUMCCH5_3_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtr4_Hi                                                                      0x18074f
#define regUMCCH5_3_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtl5                                                                         0x180750
#define regUMCCH5_3_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH5_3_PerfMonCtr5_Lo                                                                      0x180751
#define regUMCCH5_3_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtr5_Hi                                                                      0x180752
#define regUMCCH5_3_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtl6                                                                         0x180753
#define regUMCCH5_3_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH5_3_PerfMonCtr6_Lo                                                                      0x180754
#define regUMCCH5_3_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtr6_Hi                                                                      0x180755
#define regUMCCH5_3_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtl7                                                                         0x180756
#define regUMCCH5_3_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH5_3_PerfMonCtr7_Lo                                                                      0x180757
#define regUMCCH5_3_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtr7_Hi                                                                      0x180758
#define regUMCCH5_3_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtl8                                                                         0x180759
#define regUMCCH5_3_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH5_3_PerfMonCtr8_Lo                                                                      0x18075a
#define regUMCCH5_3_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH5_3_PerfMonCtr8_Hi                                                                      0x18075b
#define regUMCCH5_3_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc3_umcch6_umcchdec
// base address: 0x752000
#define regUMCCH6_3_BaseAddrCS0                                                                         0x180800
#define regUMCCH6_3_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH6_3_AddrMaskCS01                                                                        0x180808
#define regUMCCH6_3_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH6_3_AddrSelCS01                                                                         0x180810
#define regUMCCH6_3_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH6_3_AddrHashBank0                                                                       0x180832
#define regUMCCH6_3_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH6_3_AddrHashBank1                                                                       0x180833
#define regUMCCH6_3_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH6_3_AddrHashBank2                                                                       0x180834
#define regUMCCH6_3_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH6_3_AddrHashBank3                                                                       0x180835
#define regUMCCH6_3_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH6_3_AddrHashBank4                                                                       0x180836
#define regUMCCH6_3_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH6_3_AddrHashBank5                                                                       0x180837
#define regUMCCH6_3_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH6_3_EccErrCntSel                                                                        0x180b28
#define regUMCCH6_3_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH6_3_EccErrCnt                                                                           0x180b29
#define regUMCCH6_3_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH6_3_PerfMonCtlClk                                                                       0x180b40
#define regUMCCH6_3_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH6_3_PerfMonCtrClk_Lo                                                                    0x180b41
#define regUMCCH6_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH6_3_PerfMonCtrClk_Hi                                                                    0x180b42
#define regUMCCH6_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH6_3_PerfMonCtl1                                                                         0x180b44
#define regUMCCH6_3_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH6_3_PerfMonCtr1_Lo                                                                      0x180b45
#define regUMCCH6_3_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtr1_Hi                                                                      0x180b46
#define regUMCCH6_3_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtl2                                                                         0x180b47
#define regUMCCH6_3_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH6_3_PerfMonCtr2_Lo                                                                      0x180b48
#define regUMCCH6_3_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtr2_Hi                                                                      0x180b49
#define regUMCCH6_3_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtl3                                                                         0x180b4a
#define regUMCCH6_3_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH6_3_PerfMonCtr3_Lo                                                                      0x180b4b
#define regUMCCH6_3_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtr3_Hi                                                                      0x180b4c
#define regUMCCH6_3_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtl4                                                                         0x180b4d
#define regUMCCH6_3_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH6_3_PerfMonCtr4_Lo                                                                      0x180b4e
#define regUMCCH6_3_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtr4_Hi                                                                      0x180b4f
#define regUMCCH6_3_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtl5                                                                         0x180b50
#define regUMCCH6_3_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH6_3_PerfMonCtr5_Lo                                                                      0x180b51
#define regUMCCH6_3_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtr5_Hi                                                                      0x180b52
#define regUMCCH6_3_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtl6                                                                         0x180b53
#define regUMCCH6_3_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH6_3_PerfMonCtr6_Lo                                                                      0x180b54
#define regUMCCH6_3_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtr6_Hi                                                                      0x180b55
#define regUMCCH6_3_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtl7                                                                         0x180b56
#define regUMCCH6_3_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH6_3_PerfMonCtr7_Lo                                                                      0x180b57
#define regUMCCH6_3_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtr7_Hi                                                                      0x180b58
#define regUMCCH6_3_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtl8                                                                         0x180b59
#define regUMCCH6_3_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH6_3_PerfMonCtr8_Lo                                                                      0x180b5a
#define regUMCCH6_3_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH6_3_PerfMonCtr8_Hi                                                                      0x180b5b
#define regUMCCH6_3_PerfMonCtr8_Hi_BASE_IDX                                                             1


// addressBlock: umc_w_phy_umc3_umcch7_umcchdec
// base address: 0x753000
#define regUMCCH7_3_BaseAddrCS0                                                                         0x180c00
#define regUMCCH7_3_BaseAddrCS0_BASE_IDX                                                                1
#define regUMCCH7_3_AddrMaskCS01                                                                        0x180c08
#define regUMCCH7_3_AddrMaskCS01_BASE_IDX                                                               1
#define regUMCCH7_3_AddrSelCS01                                                                         0x180c10
#define regUMCCH7_3_AddrSelCS01_BASE_IDX                                                                1
#define regUMCCH7_3_AddrHashBank0                                                                       0x180c32
#define regUMCCH7_3_AddrHashBank0_BASE_IDX                                                              1
#define regUMCCH7_3_AddrHashBank1                                                                       0x180c33
#define regUMCCH7_3_AddrHashBank1_BASE_IDX                                                              1
#define regUMCCH7_3_AddrHashBank2                                                                       0x180c34
#define regUMCCH7_3_AddrHashBank2_BASE_IDX                                                              1
#define regUMCCH7_3_AddrHashBank3                                                                       0x180c35
#define regUMCCH7_3_AddrHashBank3_BASE_IDX                                                              1
#define regUMCCH7_3_AddrHashBank4                                                                       0x180c36
#define regUMCCH7_3_AddrHashBank4_BASE_IDX                                                              1
#define regUMCCH7_3_AddrHashBank5                                                                       0x180c37
#define regUMCCH7_3_AddrHashBank5_BASE_IDX                                                              1
#define regUMCCH7_3_EccErrCntSel                                                                        0x180f28
#define regUMCCH7_3_EccErrCntSel_BASE_IDX                                                               1
#define regUMCCH7_3_EccErrCnt                                                                           0x180f29
#define regUMCCH7_3_EccErrCnt_BASE_IDX                                                                  1
#define regUMCCH7_3_PerfMonCtlClk                                                                       0x180f40
#define regUMCCH7_3_PerfMonCtlClk_BASE_IDX                                                              1
#define regUMCCH7_3_PerfMonCtrClk_Lo                                                                    0x180f41
#define regUMCCH7_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1
#define regUMCCH7_3_PerfMonCtrClk_Hi                                                                    0x180f42
#define regUMCCH7_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1
#define regUMCCH7_3_PerfMonCtl1                                                                         0x180f44
#define regUMCCH7_3_PerfMonCtl1_BASE_IDX                                                                1
#define regUMCCH7_3_PerfMonCtr1_Lo                                                                      0x180f45
#define regUMCCH7_3_PerfMonCtr1_Lo_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtr1_Hi                                                                      0x180f46
#define regUMCCH7_3_PerfMonCtr1_Hi_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtl2                                                                         0x180f47
#define regUMCCH7_3_PerfMonCtl2_BASE_IDX                                                                1
#define regUMCCH7_3_PerfMonCtr2_Lo                                                                      0x180f48
#define regUMCCH7_3_PerfMonCtr2_Lo_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtr2_Hi                                                                      0x180f49
#define regUMCCH7_3_PerfMonCtr2_Hi_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtl3                                                                         0x180f4a
#define regUMCCH7_3_PerfMonCtl3_BASE_IDX                                                                1
#define regUMCCH7_3_PerfMonCtr3_Lo                                                                      0x180f4b
#define regUMCCH7_3_PerfMonCtr3_Lo_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtr3_Hi                                                                      0x180f4c
#define regUMCCH7_3_PerfMonCtr3_Hi_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtl4                                                                         0x180f4d
#define regUMCCH7_3_PerfMonCtl4_BASE_IDX                                                                1
#define regUMCCH7_3_PerfMonCtr4_Lo                                                                      0x180f4e
#define regUMCCH7_3_PerfMonCtr4_Lo_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtr4_Hi                                                                      0x180f4f
#define regUMCCH7_3_PerfMonCtr4_Hi_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtl5                                                                         0x180f50
#define regUMCCH7_3_PerfMonCtl5_BASE_IDX                                                                1
#define regUMCCH7_3_PerfMonCtr5_Lo                                                                      0x180f51
#define regUMCCH7_3_PerfMonCtr5_Lo_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtr5_Hi                                                                      0x180f52
#define regUMCCH7_3_PerfMonCtr5_Hi_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtl6                                                                         0x180f53
#define regUMCCH7_3_PerfMonCtl6_BASE_IDX                                                                1
#define regUMCCH7_3_PerfMonCtr6_Lo                                                                      0x180f54
#define regUMCCH7_3_PerfMonCtr6_Lo_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtr6_Hi                                                                      0x180f55
#define regUMCCH7_3_PerfMonCtr6_Hi_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtl7                                                                         0x180f56
#define regUMCCH7_3_PerfMonCtl7_BASE_IDX                                                                1
#define regUMCCH7_3_PerfMonCtr7_Lo                                                                      0x180f57
#define regUMCCH7_3_PerfMonCtr7_Lo_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtr7_Hi                                                                      0x180f58
#define regUMCCH7_3_PerfMonCtr7_Hi_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtl8                                                                         0x180f59
#define regUMCCH7_3_PerfMonCtl8_BASE_IDX                                                                1
#define regUMCCH7_3_PerfMonCtr8_Lo                                                                      0x180f5a
#define regUMCCH7_3_PerfMonCtr8_Lo_BASE_IDX                                                             1
#define regUMCCH7_3_PerfMonCtr8_Hi                                                                      0x180f5b
#define regUMCCH7_3_PerfMonCtr8_Hi_BASE_IDX                                                             1


#endif