summaryrefslogtreecommitdiff
path: root/tools/perf/pmu-events/arch/powerpc/power9/other.json
blob: 5ce312973f1ece20a0982e6e1441b7e678f1d072 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
[
  {,
    "EventCode": "0x3084",
    "EventName": "PM_ISU1_ISS_HOLD_ALL",
    "BriefDescription": "All ISU rejects"
  },
  {,
    "EventCode": "0xF880",
    "EventName": "PM_SNOOP_TLBIE",
    "BriefDescription": "TLBIE snoop"
  },
  {,
    "EventCode": "0x4088",
    "EventName": "PM_IC_DEMAND_REQ",
    "BriefDescription": "Demand Instruction fetch request"
  },
  {,
    "EventCode": "0x20A4",
    "EventName": "PM_TM_TRESUME",
    "BriefDescription": "TM resume instruction completed"
  },
  {,
    "EventCode": "0x40008",
    "EventName": "PM_SRQ_EMPTY_CYC",
    "BriefDescription": "Cycles in which the SRQ has at least one (out of four) empty slice"
  },
  {,
    "EventCode": "0x20064",
    "EventName": "PM_IERAT_RELOAD_4K",
    "BriefDescription": "IERAT reloaded (after a miss) for 4K pages"
  },
  {,
    "EventCode": "0x260B4",
    "EventName": "PM_L3_P2_LCO_RTY",
    "BriefDescription": "L3 initiated LCO received retry on port 2 (can try 4 times)"
  },
  {,
    "EventCode": "0x20006",
    "EventName": "PM_DISP_HELD_ISSQ_FULL",
    "BriefDescription": "Dispatch held due to Issue q full. Includes issue queue and branch queue"
  },
  {,
    "EventCode": "0x201E4",
    "EventName": "PM_MRK_DATA_FROM_L3MISS",
    "BriefDescription": "The processor's data cache was reloaded from a location other than the local core's L3 due to a marked load"
  },
  {,
    "EventCode": "0x4E044",
    "EventName": "PM_DPTEG_FROM_L31_ECO_MOD",
    "BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
  },
  {,
    "EventCode": "0x40B8",
    "EventName": "PM_BR_MPRED_TAKEN_CR",
    "BriefDescription": "A Conditional Branch that resolved to taken was mispredicted as not taken (due to the BHT Direction Prediction)."
  },
  {,
    "EventCode": "0xF8AC",
    "EventName": "PM_DC_DEALLOC_NO_CONF",
    "BriefDescription": "A demand load referenced a line in an active fuzzy prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.Fuzzy stream confirm (out of order effects, or pf cant keep up)"
  },
  {,
    "EventCode": "0xD090",
    "EventName": "PM_LS0_DC_COLLISIONS",
    "BriefDescription": "Read-write data cache collisions"
  },
  {,
    "EventCode": "0x40BC",
    "EventName": "PM_THRD_PRIO_0_1_CYC",
    "BriefDescription": "Cycles thread running at priority level 0 or 1"
  },
  {,
    "EventCode": "0x2084",
    "EventName": "PM_FLUSH_HB_RESTORE_CYC",
    "BriefDescription": "Cycles in which no new instructions can be dispatched to the ICT after a flush.  History buffer recovery"
  },
  {,
    "EventCode": "0x4F054",
    "EventName": "PM_RADIX_PWC_MISS",
    "BriefDescription": "A radix translation attempt missed in the TLB and all levels of page walk cache."
  },
  {,
    "EventCode": "0x26882",
    "EventName": "PM_L2_DC_INV",
    "BriefDescription": "D-cache invalidates sent over the reload bus to the core"
  },
  {,
    "EventCode": "0x24048",
    "EventName": "PM_INST_FROM_LMEM",
    "BriefDescription": "The processor's Instruction cache was reloaded from the local chip's Memory due to an instruction fetch (not prefetch)"
  },
  {,
    "EventCode": "0xD8B4",
    "EventName": "PM_LSU0_LRQ_S0_VALID_CYC",
    "BriefDescription": "Slot 0 of LRQ valid"
  },
  {,
    "EventCode": "0x2E052",
    "EventName": "PM_TM_PASSED",
    "BriefDescription": "Number of TM transactions that passed"
  },
  {,
    "EventCode": "0xF088",
    "EventName": "PM_LSU0_STORE_REJECT",
    "BriefDescription": "All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met"
  },
  {,
    "EventCode": "0x360B2",
    "EventName": "PM_L3_GRP_GUESS_WRONG_LOW",
    "BriefDescription": "Initial scope=group (GS or NNS) but data from outside group (far or rem). Prediction too Low"
  },
  {,
    "EventCode": "0x168A6",
    "EventName": "PM_TM_CAM_OVERFLOW",
    "BriefDescription": "L3 TM cam overflow during L2 co of SC"
  },
  {,
    "EventCode": "0xE8B0",
    "EventName": "PM_TEND_PEND_CYC",
    "BriefDescription": "TEND latency per thread"
  },
  {,
    "EventCode": "0x4884",
    "EventName": "PM_IBUF_FULL_CYC",
    "BriefDescription": "Cycles No room in ibuff"
  },
  {,
    "EventCode": "0xD08C",
    "EventName": "PM_LSU2_LDMX_FIN",
    "BriefDescription": "New P9 instruction LDMX. The definition of this new PMU event is (from the ldmx RFC02491):  The thread has executed an ldmx instruction that accessed a doubleword that contains an effective address within an enabled section of the Load Monitored region.  This event, therefore, should not occur if the FSCR has disabled the load monitored facility (FSCR[52]) or disabled the EBB facility (FSCR[56])."
  },
  {,
    "EventCode": "0x300F8",
    "EventName": "PM_TB_BIT_TRANS",
    "BriefDescription": "timebase event"
  },
  {,
    "EventCode": "0x3C040",
    "EventName": "PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST",
    "BriefDescription": "The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a demand load"
  },
  {,
    "EventCode": "0xE0BC",
    "EventName": "PM_LS0_PTE_TABLEWALK_CYC",
    "BriefDescription": "Cycles when a tablewalk is pending on this thread on table 0"
  },
  {,
    "EventCode": "0x3884",
    "EventName": "PM_ISU3_ISS_HOLD_ALL",
    "BriefDescription": "All ISU rejects"
  },
  {,
    "EventCode": "0x460A6",
    "EventName": "PM_RD_FORMING_SC",
    "BriefDescription": "Read forming SC"
  },
  {,
    "EventCode": "0x468A0",
    "EventName": "PM_L3_PF_OFF_CHIP_MEM",
    "BriefDescription": "L3 PF from Off chip memory"
  },
  {,
    "EventCode": "0x268AA",
    "EventName": "PM_L3_P1_LCO_DATA",
    "BriefDescription": "LCO sent with data port 1"
  },
  {,
    "EventCode": "0xE894",
    "EventName": "PM_LSU1_TM_L1_HIT",
    "BriefDescription": "Load tm hit in L1"
  },
  {,
    "EventCode": "0x5888",
    "EventName": "PM_IC_INVALIDATE",
    "BriefDescription": "Ic line invalidated"
  },
  {,
    "EventCode": "0x2890",
    "EventName": "PM_DISP_CLB_HELD_TLBIE",
    "BriefDescription": "Dispatch Hold: Due to TLBIE"
  },
  {,
    "EventCode": "0x1001C",
    "EventName": "PM_CMPLU_STALL_THRD",
    "BriefDescription": "Completion Stalled because the thread was blocked"
  },
  {,
    "EventCode": "0x368A6",
    "EventName": "PM_SNP_TM_HIT_T",
    "BriefDescription": "Snp TM sthit T/Tn/Te"
  },
  {,
    "EventCode": "0x3001A",
    "EventName": "PM_DATA_TABLEWALK_CYC",
    "BriefDescription": "Data Tablewalk Cycles.  Could be 1 or 2 active tablewalks. Includes data prefetches."
  },
  {,
    "EventCode": "0xD894",
    "EventName": "PM_LS3_DC_COLLISIONS",
    "BriefDescription": "Read-write data cache collisions"
  },
  {,
    "EventCode": "0x35158",
    "EventName": "PM_MRK_DATA_FROM_L31_ECO_MOD_CYC",
    "BriefDescription": "Duration in cycles to reload with Modified (M) data from another core's ECO L3 on the same chip due to a marked load"
  },
  {,
    "EventCode": "0xF894",
    "EventName": "PM_LSU3_L1_CAM_CANCEL",
    "BriefDescription": "ls3 l1 tm cam cancel"
  },
  {,
    "EventCode": "0x2888",
    "EventName": "PM_FLUSH_DISP_TLBIE",
    "BriefDescription": "Dispatch Flush: TLBIE"
  },
  {,
    "EventCode": "0x4E11E",
    "EventName": "PM_MRK_DATA_FROM_DMEM_CYC",
    "BriefDescription": "Duration in cycles to reload from another chip's memory on the same Node or Group (Distant) due to a marked load"
  },
  {,
    "EventCode": "0x14156",
    "EventName": "PM_MRK_DATA_FROM_L2_CYC",
    "BriefDescription": "Duration in cycles to reload from local core's L2 due to a marked load"
  },
  {,
    "EventCode": "0x468A6",
    "EventName": "PM_RD_CLEARING_SC",
    "BriefDescription": "Read clearing SC"
  },
  {,
    "EventCode": "0x168B0",
    "EventName": "PM_L3_P1_NODE_PUMP",
    "BriefDescription": "L3 PF sent with nodal scope port 1, counts even retried requests"
  },
  {,
    "EventCode": "0xD0BC",
    "EventName": "PM_LSU0_1_LRQF_FULL_CYC",
    "BriefDescription": "Counts the number of cycles the LRQF is full.  LRQF is the queue that holds loads between finish and completion.  If it fills up, instructions stay in LRQ until completion, potentially backing up the LRQ"
  },
  {,
    "EventCode": "0x2D148",
    "EventName": "PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST",
    "BriefDescription": "The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a marked load"
  },
  {,
    "EventCode": "0x468AE",
    "EventName": "PM_L3_P3_CO_RTY",
    "BriefDescription": "L3 CO received retry port 3 (memory only), every retry counted"
  },
  {,
    "EventCode": "0x460A8",
    "EventName": "PM_SN_HIT",
    "BriefDescription": "Any port snooper hit L3.  Up to 4 can happen in a cycle but we only count 1"
  },
  {,
    "EventCode": "0x360AA",
    "EventName": "PM_L3_P0_CO_MEM",
    "BriefDescription": "L3 CO to memory port 0 with or without data"
  },
  {,
    "EventCode": "0xF0A4",
    "EventName": "PM_DC_PREF_HW_ALLOC",
    "BriefDescription": "Prefetch stream allocated by the hardware prefetch mechanism"
  },
  {,
    "EventCode": "0xD0AC",
    "EventName": "PM_SRQ_SYNC_CYC",
    "BriefDescription": "A sync is in the S2Q (edge detect to count)"
  },
  {,
    "EventCode": "0x401E6",
    "EventName": "PM_MRK_INST_FROM_L3MISS",
    "BriefDescription": "Marked instruction was reloaded from a location beyond the local chiplet"
  },
  {,
    "EventCode": "0x26082",
    "EventName": "PM_L2_IC_INV",
    "BriefDescription": "I-cache Invalidates sent over the realod bus to the core"
  },
  {,
    "EventCode": "0xC8AC",
    "EventName": "PM_LSU_FLUSH_RELAUNCH_MISS",
    "BriefDescription": "If a load that has already returned data and has to relaunch for any reason then gets a miss (erat, setp, data cache), it will often be flushed at relaunch time because the data might be inconsistent"
  },
  {,
    "EventCode": "0x260A4",
    "EventName": "PM_L3_LD_HIT",
    "BriefDescription": "L3 Hits for demand LDs"
  },
  {,
    "EventCode": "0xF0A0",
    "EventName": "PM_DATA_STORE",
    "BriefDescription": "All ops that drain from s2q to L2 containing data"
  },
  {,
    "EventCode": "0x1D148",
    "EventName": "PM_MRK_DATA_FROM_RMEM",
    "BriefDescription": "The processor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to a marked load"
  },
  {,
    "EventCode": "0x16088",
    "EventName": "PM_L2_LOC_GUESS_CORRECT",
    "BriefDescription": "L2 guess local (LNS) and guess was correct (ie data local)"
  },
  {,
    "EventCode": "0x160A4",
    "EventName": "PM_L3_HIT",
    "BriefDescription": "L3 Hits (L2 miss hitting L3, including data/instrn/xlate)"
  },
  {,
    "EventCode": "0xE09C",
    "EventName": "PM_LSU0_TM_L1_MISS",
    "BriefDescription": "Load tm L1 miss"
  },
  {,
    "EventCode": "0x168B4",
    "EventName": "PM_L3_P1_LCO_RTY",
    "BriefDescription": "L3 initiated LCO received retry on port 1 (can try 4 times)"
  },
  {,
    "EventCode": "0x268AC",
    "EventName": "PM_L3_RD_USAGE",
    "BriefDescription": "Rotating sample of 16 RD actives"
  },
  {,
    "EventCode": "0x1415C",
    "EventName": "PM_MRK_DATA_FROM_L3_MEPF_CYC",
    "BriefDescription": "Duration in cycles to reload from local core's L3 without dispatch conflicts hit on Mepf state due to a marked load"
  },
  {,
    "EventCode": "0xE880",
    "EventName": "PM_L1_SW_PREF",
    "BriefDescription": "Software L1 Prefetches, including SW Transient Prefetches"
  },
  {,
    "EventCode": "0x288C",
    "EventName": "PM_DISP_CLB_HELD_BAL",
    "BriefDescription": "Dispatch/CLB Hold: Balance Flush"
  },
  {,
    "EventCode": "0x101EA",
    "EventName": "PM_MRK_L1_RELOAD_VALID",
    "BriefDescription": "Marked demand reload"
  },
  {,
    "EventCode": "0x1D156",
    "EventName": "PM_MRK_LD_MISS_L1_CYC",
    "BriefDescription": "Marked ld latency"
  },
  {,
    "EventCode": "0x4C01A",
    "EventName": "PM_CMPLU_STALL_DMISS_L3MISS",
    "BriefDescription": "Completion stall due to cache miss resolving missed the L3"
  },
  {,
    "EventCode": "0x2006C",
    "EventName": "PM_RUN_CYC_SMT4_MODE",
    "BriefDescription": "Cycles in which this thread's run latch is set and the core is in SMT4 mode"
  },
  {,
    "EventCode": "0x1D14E",
    "EventName": "PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC",
    "BriefDescription": "Duration in cycles to reload either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load"
  },
  {,
    "EventCode": "0x20058",
    "EventName": "PM_DARQ1_10_12_ENTRIES",
    "BriefDescription": "Cycles in which 10 or  more DARQ1 entries (out of 12) are in use"
  },
  {,
    "EventCode": "0x360A6",
    "EventName": "PM_SNP_TM_HIT_M",
    "BriefDescription": "Snp TM st hit M/Mu"
  },
  {,
    "EventCode": "0x5898",
    "EventName": "PM_LINK_STACK_INVALID_PTR",
    "BriefDescription": "It is most often caused by certain types of flush where the pointer is not available. Can result in the data in the link stack becoming unusable."
  },
  {,
    "EventCode": "0x46088",
    "EventName": "PM_L2_CHIP_PUMP",
    "BriefDescription": "RC requests that were local (aka chip) pump attempts"
  },
  {,
    "EventCode": "0x28A0",
    "EventName": "PM_TM_TSUSPEND",
    "BriefDescription": "TM suspend instruction completed"
  },
  {,
    "EventCode": "0x20054",
    "EventName": "PM_L1_PREF",
    "BriefDescription": "A data line was written to the L1 due to a hardware or software prefetch"
  },
  {,
    "EventCode": "0xF888",
    "EventName": "PM_LSU1_STORE_REJECT",
    "BriefDescription": "All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met"
  },
  {,
    "EventCode": "0x1D144",
    "EventName": "PM_MRK_DATA_FROM_L3_DISP_CONFLICT",
    "BriefDescription": "The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a marked load"
  },
  {,
    "EventCode": "0x400FA",
    "EventName": "PM_RUN_INST_CMPL",
    "BriefDescription": "Run_Instructions"
  },
  {,
    "EventCode": "0x15154",
    "EventName": "PM_SYNC_MRK_L3MISS",
    "BriefDescription": "Marked L3 misses that can throw a synchronous interrupt"
  },
  {,
    "EventCode": "0xE0B4",
    "EventName": "PM_LS0_TM_DISALLOW",
    "BriefDescription": "A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it"
  },
  {,
    "EventCode": "0x26884",
    "EventName": "PM_DSIDE_MRU_TOUCH",
    "BriefDescription": "D-side L2 MRU touch sent to L2"
  },
  {,
    "EventCode": "0x30134",
    "EventName": "PM_MRK_ST_CMPL_INT",
    "BriefDescription": "marked store finished with intervention"
  },
  {,
    "EventCode": "0xC0B8",
    "EventName": "PM_LSU_FLUSH_SAO",
    "BriefDescription": "A load-hit-load condition with Strong Address Ordering will have address compare disabled and flush"
  },
  {,
    "EventCode": "0x50A8",
    "EventName": "PM_EAT_FORCE_MISPRED",
    "BriefDescription": "XL-form branch was mispredicted due to the predicted target address missing from EAT.  The EAT forces a mispredict in this case since there is no predicated target to validate.  This is a rare case that may occur when the EAT is full and a branch is issued"
  },
  {,
    "EventCode": "0x460AE",
    "EventName": "PM_L3_P2_CO_RTY",
    "BriefDescription": "L3 CO received retry port 2 (memory only), every retry counted"
  },
  {,
    "EventCode": "0x58B0",
    "EventName": "PM_BTAC_GOOD_RESULT",
    "BriefDescription": "BTAC predicts a taken branch and the BHT agrees, and the target address is correct"
  },
  {,
    "EventCode": "0x1C04C",
    "EventName": "PM_DATA_FROM_LL4",
    "BriefDescription": "The processor's data cache was reloaded from the local chip's L4 cache due to a demand load"
  },
  {,
    "EventCode": "0x3608E",
    "EventName": "PM_TM_ST_CONF",
    "BriefDescription": "TM Store (fav or non-fav) ran into conflict (failed)"
  },
  {,
    "EventCode": "0xF8A0",
    "EventName": "PM_NON_DATA_STORE",
    "BriefDescription": "All ops that drain from s2q to L2 and contain no data"
  },
  {,
    "EventCode": "0x3F146",
    "EventName": "PM_MRK_DPTEG_FROM_L21_SHR",
    "BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
  },
  {,
    "EventCode": "0x40A0",
    "EventName": "PM_BR_UNCOND",
    "BriefDescription": "Unconditional Branch Completed. HW branch prediction was not used for this branch. This can be an I-form branch, a B-form branch with BO-field set to branch always, or a B-form branch which was covenrted to a Resolve."
  },
  {,
    "EventCode": "0xF8A8",
    "EventName": "PM_DC_PREF_FUZZY_CONF",
    "BriefDescription": "A demand load referenced a line in an active fuzzy prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.Fuzzy stream confirm (out of order effects, or pf cant keep up)"
  },
  {,
    "EventCode": "0xF8A4",
    "EventName": "PM_DC_PREF_SW_ALLOC",
    "BriefDescription": "Prefetch stream allocated by software prefetching"
  },
  {,
    "EventCode": "0xE0A0",
    "EventName": "PM_LSU2_TM_L1_MISS",
    "BriefDescription": "Load tm L1 miss"
  },
  {,
    "EventCode": "0xC880",
    "EventName": "PM_LS1_LD_VECTOR_FIN",
    "BriefDescription": ""
  },
  {,
    "EventCode": "0x2894",
    "EventName": "PM_TM_OUTER_TEND",
    "BriefDescription": "Completion time outer tend"
  },
  {,
    "EventCode": "0xF098",
    "EventName": "PM_XLATE_HPT_MODE",
    "BriefDescription": "LSU reports every cycle the thread is in HPT translation mode (as opposed to radix mode)"
  },
  {,
    "EventCode": "0x2C04E",
    "EventName": "PM_LD_MISS_L1_FIN",
    "BriefDescription": "Number of load instructions that finished with an L1 miss. Note that even if a load spans multiple slices this event will increment only once per load op."
  },
  {,
    "EventCode": "0x30162",
    "EventName": "PM_MRK_LSU_DERAT_MISS",
    "BriefDescription": "Marked derat reload (miss) for any page size"
  },
  {,
    "EventCode": "0x1C04A",
    "EventName": "PM_DATA_FROM_RL2L3_SHR",
    "BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a demand load"
  },
  {,
    "EventCode": "0x268B0",
    "EventName": "PM_L3_P1_GRP_PUMP",
    "BriefDescription": "L3 PF sent with grp scope port 1, counts even retried requests"
  },
  {,
    "EventCode": "0x30016",
    "EventName": "PM_CMPLU_STALL_SRQ_FULL",
    "BriefDescription": "Finish stall because the NTF instruction was a store that was held in LSAQ because the SRQ was full"
  },
  {,
    "EventCode": "0x40B4",
    "EventName": "PM_BR_PRED_TA",
    "BriefDescription": "Conditional Branch Completed that had its target address predicted. Only XL-form branches set this event.  This equal the sum of CCACHE, LSTACK, and PCACHE"
  },
  {,
    "EventCode": "0x40AC",
    "EventName": "PM_BR_MPRED_CCACHE",
    "BriefDescription": "Conditional Branch Completed that was Mispredicted due to the Count Cache Target Prediction"
  },
  {,
    "EventCode": "0x3688A",
    "EventName": "PM_L2_RTY_LD",
    "BriefDescription": "RC retries on PB for any load from core (excludes DCBFs)"
  },
  {,
    "EventCode": "0xE08C",
    "EventName": "PM_LSU0_ERAT_HIT",
    "BriefDescription": "Primary ERAT hit.  There is no secondary ERAT"
  },
  {,
    "EventCode": "0xE088",
    "EventName": "PM_LS2_ERAT_MISS_PREF",
    "BriefDescription": "LS0 Erat miss due to prefetch"
  },
  {,
    "EventCode": "0xF0A8",
    "EventName": "PM_DC_PREF_CONF",
    "BriefDescription": "A demand load referenced a line in an active prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software. Includes forwards and backwards streams"
  },
  {,
    "EventCode": "0x16888",
    "EventName": "PM_L2_LOC_GUESS_WRONG",
    "BriefDescription": "L2 guess local (LNS) and guess was not correct (ie data not on chip)"
  },
  {,
    "EventCode": "0xE0A4",
    "EventName": "PM_TMA_REQ_L2",
    "BriefDescription": "addrs only req to L2 only on the first one,Indication that Load footprint is not expanding"
  },
  {,
    "EventCode": "0x3C042",
    "EventName": "PM_DATA_FROM_L3_DISP_CONFLICT",
    "BriefDescription": "The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a demand load"
  },
  {,
    "EventCode": "0x168AA",
    "EventName": "PM_L3_P1_LCO_NO_DATA",
    "BriefDescription": "Dataless L3 LCO sent port 1"
  },
  {,
    "EventCode": "0x3D140",
    "EventName": "PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC",
    "BriefDescription": "Duration in cycles to reload from local core's L2 with dispatch conflict due to a marked load"
  },
  {,
    "EventCode": "0xC89C",
    "EventName": "PM_LS1_LAUNCH_HELD_PREF",
    "BriefDescription": "Number of times a load or store instruction was unable to launch/relaunch because a high priority prefetch used that relaunch cycle"
  },
  {,
    "EventCode": "0x4894",
    "EventName": "PM_IC_RELOAD_PRIVATE",
    "BriefDescription": "Reloading line was brought in private for a specific thread.  Most lines are brought in shared for all eight threads.  If RA does not match then invalidates and then brings it shared to other thread. In P7 line brought in private , then line was invalidat"
  },
  {,
    "EventCode": "0x1688E",
    "EventName": "PM_TM_LD_CAUSED_FAIL",
    "BriefDescription": "Non-TM Load caused any thread to fail"
  },
  {,
    "EventCode": "0x26084",
    "EventName": "PM_L2_RCLD_DISP_FAIL_OTHER",
    "BriefDescription": "All I-or-D side load dispatch attempts for this thread that failed due to reason other than address collision (excludes i_l2mru_tch_reqs)"
  },
  {,
    "EventCode": "0x101E4",
    "EventName": "PM_MRK_L1_ICACHE_MISS",
    "BriefDescription": "sampled Instruction suffered an icache Miss"
  },
  {,
    "EventCode": "0x20A0",
    "EventName": "PM_TM_NESTED_TBEGIN",
    "BriefDescription": "Completion Tm nested tbegin"
  },
  {,
    "EventCode": "0x368AA",
    "EventName": "PM_L3_P1_CO_MEM",
    "BriefDescription": "L3 CO to memory port 1 with or without data"
  },
  {,
    "EventCode": "0xC8A4",
    "EventName": "PM_LSU3_FALSE_LHS",
    "BriefDescription": "False LHS match detected"
  },
  {,
    "EventCode": "0xF0B0",
    "EventName": "PM_L3_LD_PREF",
    "BriefDescription": "L3 load prefetch, sourced from a hardware or software stream, was sent to the nest"
  },
  {,
    "EventCode": "0x4D012",
    "EventName": "PM_PMC3_SAVED",
    "BriefDescription": "PMC3 Rewind Value saved"
  },
  {,
    "EventCode": "0xE888",
    "EventName": "PM_LS3_ERAT_MISS_PREF",
    "BriefDescription": "LS1 Erat miss due to prefetch"
  },
  {,
    "EventCode": "0x368B4",
    "EventName": "PM_L3_RD0_BUSY",
    "BriefDescription": "Lifetime, sample of RD machine 0 valid"
  },
  {,
    "EventCode": "0x46080",
    "EventName": "PM_L2_DISP_ALL_L2MISS",
    "BriefDescription": "All successful Ld/St dispatches for this thread that were an L2 miss (excludes i_l2mru_tch_reqs)"
  },
  {,
    "EventCode": "0x160A0",
    "EventName": "PM_L3_PF_MISS_L3",
    "BriefDescription": "L3 PF missed in L3"
  },
  {,
    "EventCode": "0x408C",
    "EventName": "PM_L1_DEMAND_WRITE",
    "BriefDescription": "Instruction Demand sectors written into IL1"
  },
  {,
    "EventCode": "0x368A8",
    "EventName": "PM_SN_INVL",
    "BriefDescription": "Any port snooper detects a store to a line in the Sx state and invalidates the line.  Up to 4 can happen in a cycle but we only count 1"
  },
  {,
    "EventCode": "0x160B2",
    "EventName": "PM_L3_LOC_GUESS_CORRECT",
    "BriefDescription": "initial scope=node/chip (LNS) and data from local node (local) (pred successful) - always PFs only"
  },
  {,
    "EventCode": "0x48B4",
    "EventName": "PM_DECODE_FUSION_CONST_GEN",
    "BriefDescription": "32-bit constant generation"
  },
  {,
    "EventCode": "0x4D146",
    "EventName": "PM_MRK_DATA_FROM_L21_MOD",
    "BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a marked load"
  },
  {,
    "EventCode": "0xE080",
    "EventName": "PM_S2Q_FULL",
    "BriefDescription": "Cycles during which the S2Q is full"
  },
  {,
    "EventCode": "0x268B4",
    "EventName": "PM_L3_P3_LCO_RTY",
    "BriefDescription": "L3 initiated LCO received retry on port 3 (can try 4 times)"
  },
  {,
    "EventCode": "0xD8B8",
    "EventName": "PM_LSU0_LMQ_S0_VALID",
    "BriefDescription": "Slot 0 of LMQ valid"
  },
  {,
    "EventCode": "0x2098",
    "EventName": "PM_TM_NESTED_TEND",
    "BriefDescription": "Completion time nested tend"
  },
  {,
    "EventCode": "0x368A0",
    "EventName": "PM_L3_PF_OFF_CHIP_CACHE",
    "BriefDescription": "L3 PF from Off chip cache"
  },
  {,
    "EventCode": "0x20056",
    "EventName": "PM_TAKEN_BR_MPRED_CMPL",
    "BriefDescription": "Total number of taken branches that were incorrectly predicted as not-taken. This event counts branches completed and does not include speculative instructions"
  },
  {,
    "EventCode": "0x4688A",
    "EventName": "PM_L2_SYS_PUMP",
    "BriefDescription": "RC requests that were system pump attempts"
  },
  {,
    "EventCode": "0xE090",
    "EventName": "PM_LSU2_ERAT_HIT",
    "BriefDescription": "Primary ERAT hit.  There is no secondary ERAT"
  },
  {,
    "EventCode": "0x4001C",
    "EventName": "PM_INST_IMC_MATCH_CMPL",
    "BriefDescription": "IMC Match Count"
  },
  {,
    "EventCode": "0x40A8",
    "EventName": "PM_BR_PRED_LSTACK",
    "BriefDescription": "Conditional Branch Completed  that used the Link Stack for Target Prediction"
  },
  {,
    "EventCode": "0x268A2",
    "EventName": "PM_L3_CI_MISS",
    "BriefDescription": "L3 castins miss (total count)"
  },
  {,
    "EventCode": "0x289C",
    "EventName": "PM_TM_NON_FAV_TBEGIN",
    "BriefDescription": "Dispatch time non favored tbegin"
  },
  {,
    "EventCode": "0xF08C",
    "EventName": "PM_LSU2_STORE_REJECT",
    "BriefDescription": "All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met"
  },
  {,
    "EventCode": "0x360A0",
    "EventName": "PM_L3_PF_ON_CHIP_CACHE",
    "BriefDescription": "L3 PF from On chip cache"
  },
  {,
    "EventCode": "0x35152",
    "EventName": "PM_MRK_DATA_FROM_L2MISS_CYC",
    "BriefDescription": "Duration in cycles to reload from a location other than the local core's L2 due to a marked load"
  },
  {,
    "EventCode": "0x160AC",
    "EventName": "PM_L3_SN_USAGE",
    "BriefDescription": "Rotating sample of 16 snoop valids"
  },
  {,
    "EventCode": "0x1608C",
    "EventName": "PM_RC0_BUSY",
    "BriefDescription": "RC mach 0 Busy. Used by PMU to sample ave RC lifetime (mach0 used as sample point)"
  },
  {,
    "EventCode": "0x36082",
    "EventName": "PM_L2_LD_DISP",
    "BriefDescription": "All successful I-or-D side load dispatches for this thread (excludes i_l2mru_tch_reqs)"
  },
  {,
    "EventCode": "0xF8B0",
    "EventName": "PM_L3_SW_PREF",
    "BriefDescription": "L3 load prefetch, sourced from a software prefetch stream, was sent to the nest"
  },
  {,
    "EventCode": "0xF884",
    "EventName": "PM_TABLEWALK_CYC_PREF",
    "BriefDescription": "tablewalk qualified for pte  prefetches"
  },
  {,
    "EventCode": "0x4D144",
    "EventName": "PM_MRK_DATA_FROM_L31_ECO_MOD",
    "BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to a marked load"
  },
  {,
    "EventCode": "0x16884",
    "EventName": "PM_L2_RCLD_DISP_FAIL_ADDR",
    "BriefDescription": "All I-od-D side load dispatch attempts for this thread that failed due to address collision with RC/CO/SN/SQ machine (excludes i_l2mru_tch_reqs)"
  },
  {,
    "EventCode": "0x460A0",
    "EventName": "PM_L3_PF_ON_CHIP_MEM",
    "BriefDescription": "L3 PF from On chip memory"
  },
  {,
    "EventCode": "0xF084",
    "EventName": "PM_PTE_PREFETCH",
    "BriefDescription": "PTE prefetches"
  },
  {,
    "EventCode": "0x2D026",
    "EventName": "PM_RADIX_PWC_L1_PDE_FROM_L2",
    "BriefDescription": "A Page Directory Entry was reloaded to a level 1 page walk cache from the core's L2 data cache"
  },
  {,
    "EventCode": "0x48B0",
    "EventName": "PM_BR_MPRED_PCACHE",
    "BriefDescription": "Conditional Branch Completed that was Mispredicted due to pattern cache prediction"
  },
  {,
    "EventCode": "0x2C126",
    "EventName": "PM_MRK_DATA_FROM_L2",
    "BriefDescription": "The processor's data cache was reloaded from local core's L2 due to a marked load"
  },
  {,
    "EventCode": "0xE0AC",
    "EventName": "PM_TM_FAIL_TLBIE",
    "BriefDescription": "Transaction failed because there was a TLBIE hit in the bloom filter"
  },
  {,
    "EventCode": "0x260AA",
    "EventName": "PM_L3_P0_LCO_DATA",
    "BriefDescription": "LCO sent with data port 0"
  },
  {,
    "EventCode": "0x4888",
    "EventName": "PM_IC_PREF_REQ",
    "BriefDescription": "Instruction prefetch requests"
  },
  {,
    "EventCode": "0x488C",
    "EventName": "PM_IC_PREF_WRITE",
    "BriefDescription": "Instruction prefetch written into IL1"
  },
  {,
    "EventCode": "0xF89C",
    "EventName": "PM_XLATE_MISS",
    "BriefDescription": "The LSU requested a line from L2 for translation.  It may be satisfied from any source beyond L2.  Includes speculative instructions"
  },
  {,
    "EventCode": "0x14158",
    "EventName": "PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC",
    "BriefDescription": "Duration in cycles to reload from local core's L2 without conflict due to a marked load"
  },
  {,
    "EventCode": "0x35156",
    "EventName": "PM_MRK_DATA_FROM_L31_SHR_CYC",
    "BriefDescription": "Duration in cycles to reload with Shared (S) data from another core's L3 on the same chip due to a marked load"
  },
  {,
    "EventCode": "0x268A6",
    "EventName": "PM_TM_RST_SC",
    "BriefDescription": "TM-snp rst RM SC"
  },
  {,
    "EventCode": "0x468A4",
    "EventName": "PM_L3_TRANS_PF",
    "BriefDescription": "L3 Transient prefetch received from L2"
  },
  {,
    "EventCode": "0x4094",
    "EventName": "PM_IC_PREF_CANCEL_L2",
    "BriefDescription": "L2 Squashed a demand or prefetch request"
  },
  {,
    "EventCode": "0x48AC",
    "EventName": "PM_BR_MPRED_LSTACK",
    "BriefDescription": "Conditional Branch Completed that was Mispredicted due to the Link Stack Target Prediction"
  },
  {,
    "EventCode": "0xE88C",
    "EventName": "PM_LSU1_ERAT_HIT",
    "BriefDescription": "Primary ERAT hit.  There is no secondary ERAT"
  },
  {,
    "EventCode": "0xC0B4",
    "EventName": "PM_LSU_FLUSH_WRK_ARND",
    "BriefDescription": "LSU workaround flush.  These flushes are setup with programmable scan only latches to perform various actions when the flush macro receives a trigger from the dbg macros. These actions include things like flushing the next op encountered for a particular thread or flushing the next op that is NTC op that is encountered on a particular slice. The kind of flush that the workaround is setup to perform is highly variable."
  },
  {,
    "EventCode": "0x34054",
    "EventName": "PM_PARTIAL_ST_FIN",
    "BriefDescription": "Any store finished by an LSU slice"
  },
  {,
    "EventCode": "0x5880",
    "EventName": "PM_THRD_PRIO_6_7_CYC",
    "BriefDescription": "Cycles thread running at priority level 6 or 7"
  },
  {,
    "EventCode": "0x4898",
    "EventName": "PM_IC_DEMAND_L2_BR_REDIRECT",
    "BriefDescription": "L2 I cache demand request due to branch Mispredict ( 15 cycle path)"
  },
  {,
    "EventCode": "0x4880",
    "EventName": "PM_BANK_CONFLICT",
    "BriefDescription": "Read blocked due to interleave conflict.  The ifar logic will detect an interleave conflict and kill the data that was read that cycle."
  },
  {,
    "EventCode": "0x360B0",
    "EventName": "PM_L3_P0_SYS_PUMP",
    "BriefDescription": "L3 PF sent with sys scope port 0, counts even retried requests"
  },
  {,
    "EventCode": "0x3006A",
    "EventName": "PM_IERAT_RELOAD_64K",
    "BriefDescription": "IERAT Reloaded (Miss) for a 64k page"
  },
  {,
    "EventCode": "0xD8BC",
    "EventName": "PM_LSU2_3_LRQF_FULL_CYC",
    "BriefDescription": "Counts the number of cycles the LRQF is full.  LRQF is the queue that holds loads between finish and completion.  If it fills up, instructions stay in LRQ until completion, potentially backing up the LRQ"
  },
  {,
    "EventCode": "0x46086",
    "EventName": "PM_L2_SN_M_RD_DONE",
    "BriefDescription": "SNP dispatched for a read and was M (true M)"
  },
  {,
    "EventCode": "0x40154",
    "EventName": "PM_MRK_FAB_RSP_BKILL",
    "BriefDescription": "Marked store had to do a bkill"
  },
  {,
    "EventCode": "0xF094",
    "EventName": "PM_LSU2_L1_CAM_CANCEL",
    "BriefDescription": "ls2 l1 tm cam cancel"
  },
  {,
    "EventCode": "0x2D014",
    "EventName": "PM_CMPLU_STALL_LRQ_FULL",
    "BriefDescription": "Finish stall because the NTF instruction was a load that was held in LSAQ (load-store address queue) because the LRQ (load-reorder queue) was full"
  },
  {,
    "EventCode": "0x3E05E",
    "EventName": "PM_L3_CO_MEPF",
    "BriefDescription": "L3 CO of line in Mep state (includes casthrough to memory).  The Mepf state indicates that a line was brought in to satisfy an L3 prefetch request"
  },
  {,
    "EventCode": "0x460A2",
    "EventName": "PM_L3_LAT_CI_HIT",
    "BriefDescription": "L3 Lateral Castins Hit"
  },
  {,
    "EventCode": "0x3D14E",
    "EventName": "PM_MRK_DATA_FROM_DL2L3_MOD",
    "BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load"
  },
  {,
    "EventCode": "0x3D15E",
    "EventName": "PM_MULT_MRK",
    "BriefDescription": "mult marked instr"
  },
  {,
    "EventCode": "0x4084",
    "EventName": "PM_EAT_FULL_CYC",
    "BriefDescription": "Cycles No room in EAT"
  },
  {,
    "EventCode": "0x5098",
    "EventName": "PM_LINK_STACK_WRONG_ADD_PRED",
    "BriefDescription": "Link stack predicts wrong address, because of link stack design limitation or software violating the coding conventions"
  },
  {,
    "EventCode": "0x2C050",
    "EventName": "PM_DATA_GRP_PUMP_CPRED",
    "BriefDescription": "Initial and Final Pump Scope was group pump (prediction=correct) for a demand load"
  },
  {,
    "EventCode": "0xC0A4",
    "EventName": "PM_LSU2_FALSE_LHS",
    "BriefDescription": "False LHS match detected"
  },
  {,
    "EventCode": "0x58A0",
    "EventName": "PM_LINK_STACK_CORRECT",
    "BriefDescription": "Link stack predicts right address"
  },
  {,
    "EventCode": "0x4C05A",
    "EventName": "PM_DTLB_MISS_1G",
    "BriefDescription": "Data TLB reload (after a miss) page size 1G. Implies radix translation was used"
  },
  {,
    "EventCode": "0x36886",
    "EventName": "PM_L2_SN_SX_I_DONE",
    "BriefDescription": "SNP dispatched and went from Sx to Ix"
  },
  {,
    "EventCode": "0x4E04A",
    "EventName": "PM_DPTEG_FROM_OFF_CHIP_CACHE",
    "BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
  },
  {,
    "EventCode": "0x2C12C",
    "EventName": "PM_MRK_DATA_FROM_DL4_CYC",
    "BriefDescription": "Duration in cycles to reload from another chip's L4 on a different Node or Group (Distant) due to a marked load"
  },
  {,
    "EventCode": "0x2608E",
    "EventName": "PM_TM_LD_CONF",
    "BriefDescription": "TM Load (fav or non-fav) ran into conflict (failed)"
  },
  {,
    "EventCode": "0x4080",
    "EventName": "PM_INST_FROM_L1",
    "BriefDescription": "Instruction fetches from L1.  L1 instruction hit"
  },
  {,
    "EventCode": "0xE898",
    "EventName": "PM_LSU3_TM_L1_HIT",
    "BriefDescription": "Load tm hit in L1"
  },
  {,
    "EventCode": "0x260A0",
    "EventName": "PM_L3_CO_MEM",
    "BriefDescription": "L3 CO to memory OR of port 0 and 1 (lossy = may undercount if two cresp come in the same cyc)"
  },
  {,
    "EventCode": "0x16082",
    "EventName": "PM_L2_CASTOUT_MOD",
    "BriefDescription": "L2 Castouts - Modified (M,Mu,Me)"
  },
  {,
    "EventCode": "0xC09C",
    "EventName": "PM_LS0_LAUNCH_HELD_PREF",
    "BriefDescription": "Number of times a load or store instruction was unable to launch/relaunch because a high priority prefetch used that relaunch cycle"
  },
  {,
    "EventCode": "0xC8B8",
    "EventName": "PM_LSU_FLUSH_LARX_STCX",
    "BriefDescription": "A larx is flushed because an older larx has an LMQ reservation for the same thread.  A stcx is flushed because an older stcx is in the LMQ.  The flush happens when the older larx/stcx relaunches"
  },
  {,
    "EventCode": "0x260A6",
    "EventName": "PM_NON_TM_RST_SC",
    "BriefDescription": "Non-TM snp rst TM SC"
  },
  {,
    "EventCode": "0x3608A",
    "EventName": "PM_L2_RTY_ST",
    "BriefDescription": "RC retries on PB for any store from core (excludes DCBFs)"
  },
  {,
    "EventCode": "0x24040",
    "EventName": "PM_INST_FROM_L2_MEPF",
    "BriefDescription": "The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to an instruction fetch (not prefetch)"
  },
  {,
    "EventCode": "0x209C",
    "EventName": "PM_TM_FAV_TBEGIN",
    "BriefDescription": "Dispatch time Favored tbegin"
  },
  {,
    "EventCode": "0x2D01E",
    "EventName": "PM_ICT_NOSLOT_DISP_HELD_ISSQ",
    "BriefDescription": "Ict empty for this thread due to dispatch hold on this thread due to Issue q full, BRQ full, XVCF Full, Count cache, Link, Tar full"
  },
  {,
    "EventCode": "0x50A4",
    "EventName": "PM_FLUSH_MPRED",
    "BriefDescription": "Branch mispredict flushes.  Includes target and address misprecition"
  },
  {,
    "EventCode": "0x508C",
    "EventName": "PM_SHL_CREATED",
    "BriefDescription": "Store-Hit-Load Table Entry Created"
  },
  {,
    "EventCode": "0x1504C",
    "EventName": "PM_IPTEG_FROM_LL4",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a instruction side request"
  },
  {,
    "EventCode": "0x268A4",
    "EventName": "PM_L3_LD_MISS",
    "BriefDescription": "L3 Misses for demand LDs"
  },
  {,
    "EventCode": "0x26088",
    "EventName": "PM_L2_GRP_GUESS_CORRECT",
    "BriefDescription": "L2 guess grp (GS or NNS) and guess was correct (data intra-group AND ^on-chip)"
  },
  {,
    "EventCode": "0xD088",
    "EventName": "PM_LSU0_LDMX_FIN",
    "BriefDescription": "New P9 instruction LDMX. The definition of this new PMU event is (from the ldmx RFC02491):  The thread has executed an ldmx instruction that accessed a doubleword that contains an effective address within an enabled section of the Load Monitored region.  This event, therefore, should not occur if the FSCR has disabled the load monitored facility (FSCR[52]) or disabled the EBB facility (FSCR[56])."
  },
  {,
    "EventCode": "0xE8B4",
    "EventName": "PM_LS1_TM_DISALLOW",
    "BriefDescription": "A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it"
  },
  {,
    "EventCode": "0x1688C",
    "EventName": "PM_RC_USAGE",
    "BriefDescription": "Continuous 16 cycle (2to1) window where this signals rotates thru sampling each RC machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running"
  },
  {,
    "EventCode": "0x3F054",
    "EventName": "PM_RADIX_PWC_L4_PTE_FROM_L3MISS",
    "BriefDescription": "A Page Table Entry was reloaded to a level 4 page walk cache from beyond the core's L3 data cache. This is the deepest level of PWC possible for a translation. The source could be local/remote/distant memory or another core's cache"
  },
  {,
    "EventCode": "0x2608A",
    "EventName": "PM_ISIDE_DISP_FAIL_ADDR",
    "BriefDescription": "All I-side dispatch attempts for this thread that failed due to a addr collision with another machine (excludes i_l2mru_tch_reqs)"
  },
  {,
    "EventCode": "0x50B4",
    "EventName": "PM_TAGE_CORRECT_TAKEN_CMPL",
    "BriefDescription": "The TAGE overrode BHT direction prediction and it was correct.  Counted at completion for taken branches only"
  },
  {,
    "EventCode": "0x2090",
    "EventName": "PM_DISP_CLB_HELD_SB",
    "BriefDescription": "Dispatch/CLB Hold: Scoreboard"
  },
  {,
    "EventCode": "0xE0B0",
    "EventName": "PM_TM_FAIL_NON_TX_CONFLICT",
    "BriefDescription": "Non transactional conflict from LSU, gets reported to TEXASR"
  },
  {,
    "EventCode": "0x201E0",
    "EventName": "PM_MRK_DATA_FROM_MEMORY",
    "BriefDescription": "The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load"
  },
  {,
    "EventCode": "0x368A2",
    "EventName": "PM_L3_L2_CO_MISS",
    "BriefDescription": "L2 CO miss"
  },
  {,
    "EventCode": "0x3608C",
    "EventName": "PM_CO0_BUSY",
    "BriefDescription": "CO mach 0 Busy. Used by PMU to sample ave CO lifetime (mach0 used as sample point)"
  },
  {,
    "EventCode": "0x2C122",
    "EventName": "PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC",
    "BriefDescription": "Duration in cycles to reload from local core's L3 with dispatch conflict due to a marked load"
  },
  {,
    "EventCode": "0x35154",
    "EventName": "PM_MRK_DATA_FROM_L3_CYC",
    "BriefDescription": "Duration in cycles to reload from local core's L3 due to a marked load"
  },
  {,
    "EventCode": "0x1D140",
    "EventName": "PM_MRK_DATA_FROM_L31_MOD_CYC",
    "BriefDescription": "Duration in cycles to reload with Modified (M) data from another core's L3 on the same chip due to a marked load"
  },
  {,
    "EventCode": "0x4404A",
    "EventName": "PM_INST_FROM_OFF_CHIP_CACHE",
    "BriefDescription": "The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to an instruction fetch (not prefetch)"
  },
  {,
    "EventCode": "0x28AC",
    "EventName": "PM_TM_FAIL_SELF",
    "BriefDescription": "TM aborted because a self-induced conflict occurred in Suspended state, due to one of the following: a store to a storage location that was previously accessed transactionally; a dcbf, dcbi, or icbi specify- ing a block that was previously accessed transactionally; a dcbst specifying a block that was previously written transactionally; or a tlbie that specifies a translation that was pre- viously used transactionally"
  },
  {,
    "EventCode": "0x45056",
    "EventName": "PM_SCALAR_FLOP_CMPL",
    "BriefDescription": "Scalar flop operation completed"
  },
  {,
    "EventCode": "0x16092",
    "EventName": "PM_L2_LD_MISS_128B",
    "BriefDescription": "All successful D-side load dispatches that were an L2 miss (NOT Sx,Tx,Mx) for this thread and the RC calculated the request should be for 128B (i.e., M=0)"
  },
  {,
    "EventCode": "0x2E014",
    "EventName": "PM_STCX_FIN",
    "BriefDescription": "Number of stcx instructions finished. This includes instructions in the speculative path of a branch that may be flushed"
  },
  {,
    "EventCode": "0xE0B8",
    "EventName": "PM_LS2_TM_DISALLOW",
    "BriefDescription": "A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it"
  },
  {,
    "EventCode": "0x2094",
    "EventName": "PM_TM_OUTER_TBEGIN",
    "BriefDescription": "Completion time outer tbegin"
  },
  {,
    "EventCode": "0x160B4",
    "EventName": "PM_L3_P0_LCO_RTY",
    "BriefDescription": "L3 initiated LCO received retry on port 0 (can try 4 times)"
  },
  {,
    "EventCode": "0x36892",
    "EventName": "PM_DSIDE_OTHER_64B_L2MEMACC",
    "BriefDescription": "Valid when first beat of data comes in for an D-side fetch where data came EXCLUSIVELY from memory that was for hpc_read64, (RC had to fetch other 64B of a line from MC) i.e., number of times RC had to go to memory to get 'missing' 64B"
  },
  {,
    "EventCode": "0x20A8",
    "EventName": "PM_TM_FAIL_FOOTPRINT_OVERFLOW",
    "BriefDescription": "TM aborted because the tracking limit for transactional storage accesses was exceeded.. Asynchronous"
  },
  {,
    "EventCode": "0x30018",
    "EventName": "PM_ICT_NOSLOT_DISP_HELD_HB_FULL",
    "BriefDescription": "Ict empty for this thread due to dispatch holds because the History Buffer was full. Could be GPR/VSR/VMR/FPR/CR/XVF; CR; XVF (XER/VSCR/FPSCR)"
  },
  {,
    "EventCode": "0x360A2",
    "EventName": "PM_L3_L2_CO_HIT",
    "BriefDescription": "L2 CO hits"
  },
  {,
    "EventCode": "0x36092",
    "EventName": "PM_DSIDE_L2MEMACC",
    "BriefDescription": "Valid when first beat of data comes in for an D-side fetch where data came EXCLUSIVELY from memory (excluding hpcread64 accesses), i.e., total memory accesses by RCs"
  },
  {,
    "EventCode": "0x10138",
    "EventName": "PM_MRK_BR_2PATH",
    "BriefDescription": "marked branches which are not strongly biased"
  },
  {,
    "EventCode": "0x2884",
    "EventName": "PM_ISYNC",
    "BriefDescription": "Isync completion count per thread"
  },
  {,
    "EventCode": "0x16882",
    "EventName": "PM_L2_CASTOUT_SHR",
    "BriefDescription": "L2 Castouts - Shared (Tx,Sx)"
  },
  {,
    "EventCode": "0x26092",
    "EventName": "PM_L2_LD_MISS_64B",
    "BriefDescription": "All successful D-side load dispatches that were an L2 miss (NOT Sx,Tx,Mx) for this thread and the RC calculated the request should be for 64B(i.e., M=1)"
  },
  {,
    "EventCode": "0x26080",
    "EventName": "PM_L2_LD_MISS",
    "BriefDescription": "All successful D-Side Load dispatches that were an L2 miss for this thread"
  },
  {,
    "EventCode": "0x3D14C",
    "EventName": "PM_MRK_DATA_FROM_DMEM",
    "BriefDescription": "The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a marked load"
  },
  {,
    "EventCode": "0x100FA",
    "EventName": "PM_ANY_THRD_RUN_CYC",
    "BriefDescription": "Cycles in which at least one thread has the run latch set"
  },
  {,
    "EventCode": "0x2C12A",
    "EventName": "PM_MRK_DATA_FROM_RMEM_CYC",
    "BriefDescription": "Duration in cycles to reload from another chip's memory on the same Node or Group ( Remote) due to a marked load"
  },
  {,
    "EventCode": "0x25048",
    "EventName": "PM_IPTEG_FROM_LMEM",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's Memory due to a instruction side request"
  },
  {,
    "EventCode": "0xD8A8",
    "EventName": "PM_ISLB_MISS",
    "BriefDescription": "Instruction SLB Miss - Total of all segment sizes"
  },
  {,
    "EventCode": "0x368AE",
    "EventName": "PM_L3_P1_CO_RTY",
    "BriefDescription": "L3 CO received retry port 1 (memory only), every retry counted"
  },
  {,
    "EventCode": "0x260A2",
    "EventName": "PM_L3_CI_HIT",
    "BriefDescription": "L3 Castins Hit (total count)"
  },
  {,
    "EventCode": "0x44054",
    "EventName": "PM_VECTOR_LD_CMPL",
    "BriefDescription": "Number of vector load instructions completed"
  },
  {,
    "EventCode": "0x1E05C",
    "EventName": "PM_CMPLU_STALL_NESTED_TBEGIN",
    "BriefDescription": "Completion stall because the ISU is updating the TEXASR to keep track of the nested tbegin. This is a short delay, and it includes ROT"
  },
  {,
    "EventCode": "0xC084",
    "EventName": "PM_LS2_LD_VECTOR_FIN",
    "BriefDescription": ""
  },
  {,
    "EventCode": "0x1608E",
    "EventName": "PM_ST_CAUSED_FAIL",
    "BriefDescription": "Non-TM Store caused any thread to fail"
  },
  {,
    "EventCode": "0x3080",
    "EventName": "PM_ISU0_ISS_HOLD_ALL",
    "BriefDescription": "All ISU rejects"
  },
  {,
    "EventCode": "0x1515A",
    "EventName": "PM_SYNC_MRK_L2MISS",
    "BriefDescription": "Marked L2 Miss that can throw a synchronous interrupt"
  },
  {,
    "EventCode": "0x26892",
    "EventName": "PM_L2_ST_MISS_64B",
    "BriefDescription": "All successful D-side store dispatches that were an L2 miss (NOT Sx,Tx,Mx) for this thread and the RC calculated the request should be for 64B (i.e., M=1)"
  },
  {,
    "EventCode": "0x2688C",
    "EventName": "PM_CO_USAGE",
    "BriefDescription": "Continuous 16 cycle (2to1) window where this signals rotates thru sampling each CO machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running"
  },
  {,
    "EventCode": "0x48B8",
    "EventName": "PM_BR_MPRED_TAKEN_TA",
    "BriefDescription": "Conditional Branch Completed that was Mispredicted due to the Target Address Prediction from the Count Cache or Link Stack.  Only XL-form branches that resolved Taken set this event."
  },
  {,
    "EventCode": "0x50B0",
    "EventName": "PM_BTAC_BAD_RESULT",
    "BriefDescription": "BTAC thinks branch will be taken but it is either predicted not-taken by the BHT, or the target address is wrong (less common).  In both cases, a redirect will happen"
  },
  {,
    "EventCode": "0xD888",
    "EventName": "PM_LSU1_LDMX_FIN",
    "BriefDescription": "New P9 instruction LDMX. The definition of this new PMU event is (from the ldmx RFC02491):  The thread has executed an ldmx instruction that accessed a doubleword that contains an effective address within an enabled section of the Load Monitored region.  This event, therefore, should not occur if the FSCR has disabled the load monitored facility (FSCR[52]) or disabled the EBB facility (FSCR[56])."
  },
  {,
    "EventCode": "0x58B4",
    "EventName": "PM_TAGE_CORRECT",
    "BriefDescription": "The TAGE overrode BHT direction prediction and it was correct.   Includes taken and not taken and is counted at execution time"
  },
  {,
    "EventCode": "0x3688C",
    "EventName": "PM_SN_USAGE",
    "BriefDescription": "Continuous 16 cycle (2to1) window where this signals rotates thru sampling each SN machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running"
  },
  {,
    "EventCode": "0x46084",
    "EventName": "PM_L2_RCST_DISP_FAIL_OTHER",
    "BriefDescription": "All D-side store dispatch attempts for this thread that failed due to reason other than address collision"
  },
  {,
    "EventCode": "0xF0AC",
    "EventName": "PM_DC_PREF_STRIDED_CONF",
    "BriefDescription": "A demand load referenced a line in an active strided prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software."
  },
  {,
    "EventCode": "0x36084",
    "EventName": "PM_L2_RCST_DISP",
    "BriefDescription": "All D-side store dispatch attempts for this thread"
  },
  {,
    "EventCode": "0x45054",
    "EventName": "PM_FMA_CMPL",
    "BriefDescription": "two flops operation completed (fmadd, fnmadd, fmsub, fnmsub) Scalar instructions only. "
  },
  {,
    "EventCode": "0x201E8",
    "EventName": "PM_THRESH_EXC_512",
    "BriefDescription": "Threshold counter exceeded a value of 512"
  },
  {,
    "EventCode": "0x36080",
    "EventName": "PM_L2_INST",
    "BriefDescription": "All successful I-side dispatches for this thread   (excludes i_l2mru_tch reqs)"
  },
  {,
    "EventCode": "0x3504C",
    "EventName": "PM_IPTEG_FROM_DL4",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a instruction side request"
  },
  {,
    "EventCode": "0xD890",
    "EventName": "PM_LS1_DC_COLLISIONS",
    "BriefDescription": "Read-write data cache collisions"
  },
  {,
    "EventCode": "0x1688A",
    "EventName": "PM_ISIDE_DISP",
    "BriefDescription": "All I-side dispatch attempts for this thread (excludes i_l2mru_tch_reqs)"
  },
  {,
    "EventCode": "0x468AA",
    "EventName": "PM_L3_P1_CO_L31",
    "BriefDescription": "L3 CO to L3.1 (LCO) port 1 with or without data"
  },
  {,
    "EventCode": "0x28B0",
    "EventName": "PM_DISP_HELD_TBEGIN",
    "BriefDescription": "This outer tbegin transaction cannot be dispatched until the previous tend instruction completes"
  },
  {,
    "EventCode": "0xE8A0",
    "EventName": "PM_LSU3_TM_L1_MISS",
    "BriefDescription": "Load tm L1 miss"
  },
  {,
    "EventCode": "0x2C05E",
    "EventName": "PM_INST_GRP_PUMP_MPRED",
    "BriefDescription": "Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for an instruction fetch (demand only)"
  },
  {,
    "EventCode": "0xC8BC",
    "EventName": "PM_STCX_SUCCESS_CMPL",
    "BriefDescription": "Number of stcx instructions that completed successfully"
  },
  {,
    "EventCode": "0xE098",
    "EventName": "PM_LSU2_TM_L1_HIT",
    "BriefDescription": "Load tm hit in L1"
  },
  {,
    "EventCode": "0x44044",
    "EventName": "PM_INST_FROM_L31_ECO_MOD",
    "BriefDescription": "The processor's Instruction cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to an instruction fetch (not prefetch)"
  },
  {,
    "EventCode": "0x16886",
    "EventName": "PM_CO_DISP_FAIL",
    "BriefDescription": "CO dispatch failed due to all CO machines being busy"
  },
  {,
    "EventCode": "0x3D146",
    "EventName": "PM_MRK_DATA_FROM_L3_NO_CONFLICT",
    "BriefDescription": "The processor's data cache was reloaded from local core's L3 without conflict due to a marked load"
  },
  {,
    "EventCode": "0x16892",
    "EventName": "PM_L2_ST_MISS_128B",
    "BriefDescription": "All successful D-side store dispatches that were an L2 miss (NOT Sx,Tx,Mx) for this thread and the RC calculated the request should be for 128B (i.e., M=0)"
  },
  {,
    "EventCode": "0x26890",
    "EventName": "PM_ISIDE_L2MEMACC",
    "BriefDescription": "Valid when first beat of data comes in for an I-side fetch where data came from memory"
  },
  {,
    "EventCode": "0xD094",
    "EventName": "PM_LS2_DC_COLLISIONS",
    "BriefDescription": "Read-write data cache collisions"
  },
  {,
    "EventCode": "0x3C05E",
    "EventName": "PM_MEM_RWITM",
    "BriefDescription": "Memory Read With Intent to Modify for this thread"
  },
  {,
    "EventCode": "0xC090",
    "EventName": "PM_LSU_STCX",
    "BriefDescription": "STCX sent to nest, i.e. total"
  },
  {,
    "EventCode": "0x2C120",
    "EventName": "PM_MRK_DATA_FROM_L2_NO_CONFLICT",
    "BriefDescription": "The processor's data cache was reloaded from local core's L2 without conflict due to a marked load"
  },
  {,
    "EventCode": "0x36086",
    "EventName": "PM_L2_RC_ST_DONE",
    "BriefDescription": "RC did store to line that was Tx or Sx"
  },
  {,
    "EventCode": "0xE8AC",
    "EventName": "PM_TM_FAIL_TX_CONFLICT",
    "BriefDescription": "Transactional conflict from LSU, gets reported to TEXASR"
  },
  {,
    "EventCode": "0x48A8",
    "EventName": "PM_DECODE_FUSION_LD_ST_DISP",
    "BriefDescription": "32-bit displacement D-form and 16-bit displacement X-form"
  },
  {,
    "EventCode": "0x3D144",
    "EventName": "PM_MRK_DATA_FROM_L2_MEPF_CYC",
    "BriefDescription": "Duration in cycles to reload from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked load"
  },
  {,
    "EventCode": "0x44046",
    "EventName": "PM_INST_FROM_L21_MOD",
    "BriefDescription": "The processor's Instruction cache was reloaded with Modified (M) data from another core's L2 on the same chip due to an instruction fetch (not prefetch)"
  },
  {,
    "EventCode": "0x40B0",
    "EventName": "PM_BR_PRED_TAKEN_CR",
    "BriefDescription": "Conditional Branch that had its direction predicted. I-form branches do not set this event.  In addition, B-form branches which do not use the BHT do not set this event - these are branches with BO-field set to 'always taken' and branches"
  },
  {,
    "EventCode": "0x15040",
    "EventName": "PM_IPTEG_FROM_L2_NO_CONFLICT",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a instruction side request"
  },
  {,
    "EventCode": "0x35042",
    "EventName": "PM_IPTEG_FROM_L3_DISP_CONFLICT",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a instruction side request"
  },
  {,
    "EventCode": "0xF898",
    "EventName": "PM_XLATE_RADIX_MODE",
    "BriefDescription": "LSU reports every cycle the thread is in radix translation mode (as opposed to HPT mode)"
  },
  {,
    "EventCode": "0x2D142",
    "EventName": "PM_MRK_DATA_FROM_L3_MEPF",
    "BriefDescription": "The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked load"
  },
  {,
    "EventCode": "0x160B0",
    "EventName": "PM_L3_P0_NODE_PUMP",
    "BriefDescription": "L3 PF sent with nodal scope port 0, counts even retried requests"
  },
  {,
    "EventCode": "0xD88C",
    "EventName": "PM_LSU3_LDMX_FIN",
    "BriefDescription": "New P9 instruction LDMX. The definition of this new PMU event is (from the ldmx RFC02491):  The thread has executed an ldmx instruction that accessed a doubleword that contains an effective address within an enabled section of the Load Monitored region.  This event, therefore, should not occur if the FSCR has disabled the load monitored facility (FSCR[52]) or disabled the EBB facility (FSCR[56])."
  },
  {,
    "EventCode": "0x36882",
    "EventName": "PM_L2_LD_HIT",
    "BriefDescription": "All successful I-or-D side load dispatches for this thread that were L2 hits (excludes i_l2mru_tch_reqs)"
  },
  {,
    "EventCode": "0x168AC",
    "EventName": "PM_L3_CI_USAGE",
    "BriefDescription": "Rotating sample of 16 CI or CO actives"
  },
  {,
    "EventCode": "0x20134",
    "EventName": "PM_MRK_FXU_FIN",
    "BriefDescription": "fxu marked instr finish"
  },
  {,
    "EventCode": "0x4608E",
    "EventName": "PM_TM_CAP_OVERFLOW",
    "BriefDescription": "TM Footprint Capacity Overflow"
  },
  {,
    "EventCode": "0x4F05C",
    "EventName": "PM_RADIX_PWC_L2_PTE_FROM_L3MISS",
    "BriefDescription": "A Page Table Entry was reloaded to a level 2 page walk cache from beyond the core's L3 data cache. This implies that level 3 and level 4 PWC accesses were not necessary for this translation. The source could be local/remote/distant memory or another core's cache"
  },
  {,
    "EventCode": "0x40014",
    "EventName": "PM_PROBE_NOP_DISP",
    "BriefDescription": "ProbeNops dispatched"
  },
  {,
    "EventCode": "0x58A8",
    "EventName": "PM_DECODE_HOLD_ICT_FULL",
    "BriefDescription": "Counts the number of cycles in which the IFU was not able to decode and transmit one or more instructions because all itags were in use.  This means the ICT is full for this thread"
  },
  {,
    "EventCode": "0x10052",
    "EventName": "PM_GRP_PUMP_MPRED_RTY",
    "BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)"
  },
  {,
    "EventCode": "0x2505E",
    "EventName": "PM_BACK_BR_CMPL",
    "BriefDescription": "Branch instruction completed with a target address less than current instruction address"
  },
  {,
    "EventCode": "0x2688A",
    "EventName": "PM_ISIDE_DISP_FAIL_OTHER",
    "BriefDescription": "All I-side dispatch attempts for this thread that failed due to a reason other than addrs collision (excludes i_l2mru_tch_reqs)"
  },
  {,
    "EventCode": "0x2001A",
    "EventName": "PM_NTC_ALL_FIN",
    "BriefDescription": "Cycles after instruction finished to instruction completed."
  },
  {,
    "EventCode": "0x3005A",
    "EventName": "PM_ISQ_0_8_ENTRIES",
    "BriefDescription": "Cycles in which 8 or less Issue Queue entries are in use. This is a shared event, not per thread"
  },
  {,
    "EventCode": "0x3515E",
    "EventName": "PM_MRK_BACK_BR_CMPL",
    "BriefDescription": "Marked branch instruction completed with a target address less than current instruction address"
  },
  {,
    "EventCode": "0xF890",
    "EventName": "PM_LSU1_L1_CAM_CANCEL",
    "BriefDescription": "ls1 l1 tm cam cancel"
  },
  {,
    "EventCode": "0x268AE",
    "EventName": "PM_L3_P3_PF_RTY",
    "BriefDescription": "L3 PF received retry port 3, every retry counted"
  },
  {,
    "EventCode": "0xE884",
    "EventName": "PM_LS1_ERAT_MISS_PREF",
    "BriefDescription": "LS1 Erat miss due to prefetch"
  },
  {,
    "EventCode": "0xE89C",
    "EventName": "PM_LSU1_TM_L1_MISS",
    "BriefDescription": "Load tm L1 miss"
  },
  {,
    "EventCode": "0x28A8",
    "EventName": "PM_TM_FAIL_CONF_NON_TM",
    "BriefDescription": "TM aborted because a conflict occurred with a non-transactional access by another processor"
  },
  {,
    "EventCode": "0x16890",
    "EventName": "PM_L1PF_L2MEMACC",
    "BriefDescription": "Valid when first beat of data comes in for an L1PF where data came from memory"
  },
  {,
    "EventCode": "0x4504C",
    "EventName": "PM_IPTEG_FROM_DMEM",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a instruction side request"
  },
  {,
    "EventCode": "0x1002E",
    "EventName": "PM_LMQ_MERGE",
    "BriefDescription": "A demand miss collides with a prefetch for the same line"
  },
  {,
    "EventCode": "0x160B6",
    "EventName": "PM_L3_WI0_BUSY",
    "BriefDescription": "Rotating sample of 8 WI valid (duplicate)"
  },
  {,
    "EventCode": "0x368AC",
    "EventName": "PM_L3_CO0_BUSY",
    "BriefDescription": "Lifetime, sample of CO machine 0 valid"
  },
  {,
    "EventCode": "0x2E040",
    "EventName": "PM_DPTEG_FROM_L2_MEPF",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
  },
  {,
    "EventCode": "0x1D152",
    "EventName": "PM_MRK_DATA_FROM_DL4",
    "BriefDescription": "The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a marked load"
  },
  {,
    "EventCode": "0x46880",
    "EventName": "PM_ISIDE_MRU_TOUCH",
    "BriefDescription": "I-side L2 MRU touch sent to L2 for this thread"
  },
  {,
    "EventCode": "0x1C05C",
    "EventName": "PM_DTLB_MISS_2M",
    "BriefDescription": "Data TLB reload (after a miss) page size 2M. Implies radix translation was used"
  },
  {,
    "EventCode": "0x50B8",
    "EventName": "PM_TAGE_OVERRIDE_WRONG",
    "BriefDescription": "The TAGE overrode BHT direction prediction but it was incorrect.  Counted at completion for taken branches only"
  },
  {,
    "EventCode": "0x160AE",
    "EventName": "PM_L3_P0_PF_RTY",
    "BriefDescription": "L3 PF received retry port 0, every retry counted"
  },
  {,
    "EventCode": "0x268B2",
    "EventName": "PM_L3_LOC_GUESS_WRONG",
    "BriefDescription": "Initial scope=node (LNS) but data from out side local node (near or far or rem). Prediction too Low"
  },
  {,
    "EventCode": "0x36088",
    "EventName": "PM_L2_SYS_GUESS_CORRECT",
    "BriefDescription": "L2 guess system (VGS or RNS) and guess was correct (ie data beyond-group)"
  },
  {,
    "EventCode": "0x260AE",
    "EventName": "PM_L3_P2_PF_RTY",
    "BriefDescription": "L3 PF received retry port 2, every retry counted"
  },
  {,
    "EventCode": "0x26086",
    "EventName": "PM_CO_TM_SC_FOOTPRINT",
    "BriefDescription": "L2 did a cleanifdirty CO to the L3 (ie created an SC line in the L3) OR L2 TM_store hit dirty HPC line and L3 indicated SC line formed in L3 on RDR bus"
  },
  {,
    "EventCode": "0x1E05A",
    "EventName": "PM_CMPLU_STALL_ANY_SYNC",
    "BriefDescription": "Cycles in which the NTC sync instruction (isync, lwsync or hwsync) is not allowed to complete"
  },
  {,
    "EventCode": "0xF090",
    "EventName": "PM_LSU0_L1_CAM_CANCEL",
    "BriefDescription": "ls0 l1 tm cam cancel"
  },
  {,
    "EventCode": "0xC0A8",
    "EventName": "PM_LSU_FLUSH_CI",
    "BriefDescription": "Load was not issued to LSU as a cache inhibited (non-cacheable) load but it was later determined to be cache inhibited"
  },
  {,
    "EventCode": "0x20AC",
    "EventName": "PM_TM_FAIL_CONF_TM",
    "BriefDescription": "TM aborted because a conflict occurred with another transaction."
  },
  {,
    "EventCode": "0x588C",
    "EventName": "PM_SHL_ST_DEP_CREATED",
    "BriefDescription": "Store-Hit-Load Table Read Hit with entry Enabled"
  },
  {,
    "EventCode": "0x46882",
    "EventName": "PM_L2_ST_HIT",
    "BriefDescription": "All successful D-side store dispatches for this thread that were L2 hits"
  },
  {,
    "EventCode": "0x360AC",
    "EventName": "PM_L3_SN0_BUSY",
    "BriefDescription": "Lifetime, sample of snooper machine 0 valid"
  },
  {,
    "EventCode": "0x3005C",
    "EventName": "PM_BFU_BUSY",
    "BriefDescription": "Cycles in which all 4 Binary Floating Point units are busy. The BFU is running at capacity"
  },
  {,
    "EventCode": "0x48A0",
    "EventName": "PM_BR_PRED_PCACHE",
    "BriefDescription": "Conditional branch completed that used pattern cache prediction"
  },
  {,
    "EventCode": "0x26880",
    "EventName": "PM_L2_ST_MISS",
    "BriefDescription": "All successful D-Side Store dispatches that were an L2 miss for this thread"
  },
  {,
    "EventCode": "0x35048",
    "EventName": "PM_IPTEG_FROM_DL2L3_SHR",
    "BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a instruction side request"
  },
  {,
    "EventCode": "0x260A8",
    "EventName": "PM_L3_PF_HIT_L3",
    "BriefDescription": "L3 PF hit in L3 (abandoned)"
  },
  {,
    "EventCode": "0x360B4",
    "EventName": "PM_L3_PF0_BUSY",
    "BriefDescription": "Lifetime, sample of PF machine 0 valid"
  },
  {,
    "EventCode": "0xC0B0",
    "EventName": "PM_LSU_FLUSH_UE",
    "BriefDescription": "Correctable ECC error on reload data, reported at critical data forward time"
  },
  {,
    "EventCode": "0x4013A",
    "EventName": "PM_MRK_IC_MISS",
    "BriefDescription": "Marked instruction experienced I cache miss"
  },
  {,
    "EventCode": "0x2088",
    "EventName": "PM_FLUSH_DISP_SB",
    "BriefDescription": "Dispatch Flush: Scoreboard"
  },
  {,
    "EventCode": "0x401E8",
    "EventName": "PM_MRK_DATA_FROM_L2MISS",
    "BriefDescription": "The processor's data cache was reloaded from a location other than the local core's L2 due to a marked load"
  },
  {,
    "EventCode": "0x3688E",
    "EventName": "PM_TM_ST_CAUSED_FAIL",
    "BriefDescription": "TM Store (fav or non-fav) caused another thread to fail"
  },
  {,
    "EventCode": "0x460B2",
    "EventName": "PM_L3_SYS_GUESS_WRONG",
    "BriefDescription": "Initial scope=system (VGS or RNS) but data from local or near. Prediction too high"
  },
  {,
    "EventCode": "0x58B8",
    "EventName": "PM_TAGE_OVERRIDE_WRONG_SPEC",
    "BriefDescription": "The TAGE overrode BHT direction prediction and it was correct.   Includes taken and not taken and is counted at execution time"
  },
  {,
    "EventCode": "0xE890",
    "EventName": "PM_LSU3_ERAT_HIT",
    "BriefDescription": "Primary ERAT hit.  There is no secondary ERAT"
  },
  {,
    "EventCode": "0x2898",
    "EventName": "PM_TM_TABORT_TRECLAIM",
    "BriefDescription": "Completion time tabortnoncd, tabortcd, treclaim"
  },
  {,
    "EventCode": "0x4C054",
    "EventName": "PM_DERAT_MISS_16G",
    "BriefDescription": "Data ERAT Miss (Data TLB Access) page size 16G"
  },
  {,
    "EventCode": "0x268A0",
    "EventName": "PM_L3_CO_L31",
    "BriefDescription": "L3 CO to L3.1 OR of port 0 and 1 (lossy = may undercount if two cresps come in the same cyc)"
  },
  {,
    "EventCode": "0x5080",
    "EventName": "PM_THRD_PRIO_4_5_CYC",
    "BriefDescription": "Cycles thread running at priority level 4 or 5"
  },
  {,
    "EventCode": "0x2505C",
    "EventName": "PM_VSU_FIN",
    "BriefDescription": "VSU instruction finished. Up to 4 per cycle"
  },
  {,
    "EventCode": "0x40A4",
    "EventName": "PM_BR_PRED_CCACHE",
    "BriefDescription": "Conditional Branch Completed that used the Count Cache for Target Prediction"
  },
  {,
    "EventCode": "0x2E04A",
    "EventName": "PM_DPTEG_FROM_RL4",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
  },
  {,
    "EventCode": "0x4D12E",
    "EventName": "PM_MRK_DATA_FROM_DL2L3_MOD_CYC",
    "BriefDescription": "Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load"
  },
  {,
    "EventCode": "0xC8B4",
    "EventName": "PM_LSU_FLUSH_LHL_SHL",
    "BriefDescription": "The instruction was flushed because of a sequential load/store consistency.  If a load or store hits on an older load that has either been snooped (for loads) or has stale data (for stores)."
  },
  {,
    "EventCode": "0x58A4",
    "EventName": "PM_FLUSH_LSU",
    "BriefDescription": "LSU flushes.  Includes all lsu flushes"
  },
  {,
    "EventCode": "0x1D150",
    "EventName": "PM_MRK_DATA_FROM_DL2L3_SHR",
    "BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load"
  },
  {,
    "EventCode": "0xC8A0",
    "EventName": "PM_LSU1_FALSE_LHS",
    "BriefDescription": "False LHS match detected"
  },
  {,
    "EventCode": "0x48BC",
    "EventName": "PM_THRD_PRIO_2_3_CYC",
    "BriefDescription": "Cycles thread running at priority level 2 or 3"
  },
  {,
    "EventCode": "0x368B2",
    "EventName": "PM_L3_GRP_GUESS_WRONG_HIGH",
    "BriefDescription": "Initial scope=group (GS or NNS) but data from local node. Prediction too high"
  },
  {,
    "EventCode": "0xE8BC",
    "EventName": "PM_LS1_PTE_TABLEWALK_CYC",
    "BriefDescription": "Cycles when a tablewalk is pending on this thread on table 1"
  },
  {,
    "EventCode": "0x1F152",
    "EventName": "PM_MRK_FAB_RSP_BKILL_CYC",
    "BriefDescription": "cycles L2 RC took for a bkill"
  },
  {,
    "EventCode": "0x4C124",
    "EventName": "PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC",
    "BriefDescription": "Duration in cycles to reload from local core's L3 without conflict due to a marked load"
  },
  {,
    "EventCode": "0x2F14A",
    "EventName": "PM_MRK_DPTEG_FROM_RL4",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
  },
  {,
    "EventCode": "0x26888",
    "EventName": "PM_L2_GRP_GUESS_WRONG",
    "BriefDescription": "L2 guess grp (GS or NNS) and guess was not correct (ie data on-chip OR beyond-group)"
  },
  {,
    "EventCode": "0xC0AC",
    "EventName": "PM_LSU_FLUSH_EMSH",
    "BriefDescription": "An ERAT miss was detected after a set-p hit. Erat tracker indicates fail due to tlbmiss and the instruction gets flushed because the instruction was working on the wrong address"
  },
  {,
    "EventCode": "0x260B2",
    "EventName": "PM_L3_SYS_GUESS_CORRECT",
    "BriefDescription": "Initial scope=system (VGS or RNS) and data from outside group (far or rem)(pred successful)"
  },
  {,
    "EventCode": "0x1D146",
    "EventName": "PM_MRK_DATA_FROM_MEMORY_CYC",
    "BriefDescription": "Duration in cycles to reload from a memory location including L4 from local remote or distant due to a marked load"
  },
  {,
    "EventCode": "0xE094",
    "EventName": "PM_LSU0_TM_L1_HIT",
    "BriefDescription": "Load tm hit in L1"
  },
  {,
    "EventCode": "0x46888",
    "EventName": "PM_L2_GROUP_PUMP",
    "BriefDescription": "RC requests that were on group (aka nodel) pump attempts"
  },
  {,
    "EventCode": "0x16080",
    "EventName": "PM_L2_LD",
    "BriefDescription": "All successful D-side Load dispatches for this thread (L2 miss + L2 hits)"
  },
  {,
    "EventCode": "0x4505C",
    "EventName": "PM_MATH_FLOP_CMPL",
    "BriefDescription": "Math flop instruction completed"
  },
  {,
    "EventCode": "0xC080",
    "EventName": "PM_LS0_LD_VECTOR_FIN",
    "BriefDescription": ""
  },
  {,
    "EventCode": "0x368B0",
    "EventName": "PM_L3_P1_SYS_PUMP",
    "BriefDescription": "L3 PF sent with sys scope port 1, counts even retried requests"
  },
  {,
    "EventCode": "0x1F146",
    "EventName": "PM_MRK_DPTEG_FROM_L31_SHR",
    "BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a marked data side request.. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
  },
  {,
    "EventCode": "0x2000C",
    "EventName": "PM_THRD_ALL_RUN_CYC",
    "BriefDescription": "Cycles in which all the threads have the run latch set"
  },
  {,
    "EventCode": "0xC0BC",
    "EventName": "PM_LSU_FLUSH_OTHER",
    "BriefDescription": "Other LSU flushes including: Sync (sync ack from L2 caused search of LRQ for oldest snooped load, This will either signal a Precise Flush of the oldest snooped loa or a Flush Next PPC); Data Valid Flush Next (several cases of this, one example is store and reload are lined up such that a store-hit-reload scenario exists and the CDF has already launched and has gotten bad/stale data); Bad Data Valid Flush Next (might be a few cases of this, one example is a larxa (D$ hit) return data and dval but can't allocate to LMQ (LMQ full or other reason). Already gave dval but can't watch it for snoop_hit_larx. Need to take the “bad dval” back and flush all younger ops)"
  },
  {,
    "EventCode": "0x5094",
    "EventName": "PM_IC_MISS_ICBI",
    "BriefDescription": "threaded version, IC Misses where we got EA dir hit but no sector valids were on. ICBI took line out"
  },
  {,
    "EventCode": "0xC8A8",
    "EventName": "PM_LSU_FLUSH_ATOMIC",
    "BriefDescription": "Quad-word loads (lq) are considered atomic because they always span at least 2 slices.  If a snoop or store from another thread changes the data the load is accessing between the 2 or 3 pieces of the lq instruction, the lq will be flushed"
  },
  {,
    "EventCode": "0x1E04E",
    "EventName": "PM_DPTEG_FROM_L2MISS",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
  },
  {,
    "EventCode": "0x4D05E",
    "EventName": "PM_BR_CMPL",
    "BriefDescription": "Any Branch instruction completed"
  },
  {,
    "EventCode": "0x260B0",
    "EventName": "PM_L3_P0_GRP_PUMP",
    "BriefDescription": "L3 PF sent with grp scope port 0, counts even retried requests"
  },
  {,
    "EventCode": "0x30132",
    "EventName": "PM_MRK_VSU_FIN",
    "BriefDescription": "VSU marked instr finish"
  },
  {,
    "EventCode": "0x2D120",
    "EventName": "PM_MRK_DATA_FROM_OFF_CHIP_CACHE",
    "BriefDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load"
  },
  {,
    "EventCode": "0x1E048",
    "EventName": "PM_DPTEG_FROM_ON_CHIP_CACHE",
    "BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
  },
  {,
    "EventCode": "0x16086",
    "EventName": "PM_L2_SN_M_WR_DONE",
    "BriefDescription": "SNP dispatched for a write and was M (true M); for DMA cacheinj this will pulse if rty/push is required (won't pulse if cacheinj is accepted)"
  },
  {,
    "EventCode": "0x489C",
    "EventName": "PM_BR_CORECT_PRED_TAKEN_CMPL",
    "BriefDescription": "Conditional Branch Completed in which the HW correctly predicted the direction as taken.  Counted at completion time"
  },
  {,
    "EventCode": "0x20132",
    "EventName": "PM_MRK_DFU_FIN",
    "BriefDescription": "Decimal Unit marked Instruction Finish"
  },
  {,
    "EventCode": "0x160A6",
    "EventName": "PM_TM_SC_CO",
    "BriefDescription": "L3 castout TM SC line"
  },
  {,
    "EventCode": "0xC8B0",
    "EventName": "PM_LSU_FLUSH_LHS",
    "BriefDescription": "Effective Address alias flush : no EA match but Real Address match.  If the data has not yet been returned for this load, the instruction will just be rejected, but if it has returned data, it will be flushed"
  },
  {,
    "EventCode": "0x16084",
    "EventName": "PM_L2_RCLD_DISP",
    "BriefDescription": "All I-or-D side load dispatch attempts for this thread (excludes i_l2mru_tch_reqs)"
  },
  {,
    "EventCode": "0x3F150",
    "EventName": "PM_MRK_ST_DRAIN_TO_L2DISP_CYC",
    "BriefDescription": "cycles to drain st from core to L2"
  },
  {,
    "EventCode": "0x168A4",
    "EventName": "PM_L3_MISS",
    "BriefDescription": "L3 Misses (L2 miss also missing L3, including data/instrn/xlate)"
  },
  {,
    "EventCode": "0xF080",
    "EventName": "PM_LSU_STCX_FAIL",
    "BriefDescription": ""
  },
  {,
    "EventCode": "0x30038",
    "EventName": "PM_CMPLU_STALL_DMISS_LMEM",
    "BriefDescription": "Completion stall due to cache miss that resolves in local memory"
  },
  {,
    "EventCode": "0x28A4",
    "EventName": "PM_MRK_TEND_FAIL",
    "BriefDescription": "Nested or not nested tend failed for a marked tend instruction"
  },
  {,
    "EventCode": "0x100FC",
    "EventName": "PM_LD_REF_L1",
    "BriefDescription": "All L1 D cache load references counted at finish, gated by reject"
  },
  {,
    "EventCode": "0xC0A0",
    "EventName": "PM_LSU0_FALSE_LHS",
    "BriefDescription": "False LHS match detected"
  },
  {,
    "EventCode": "0x468A8",
    "EventName": "PM_SN_MISS",
    "BriefDescription": "Any port snooper L3 miss or collision.  Up to 4 can happen in a cycle but we only count 1"
  },
  {,
    "EventCode": "0x36888",
    "EventName": "PM_L2_SYS_GUESS_WRONG",
    "BriefDescription": "L2 guess system (VGS or RNS) and guess was not correct (ie data ^beyond-group)"
  },
  {,
    "EventCode": "0x2080",
    "EventName": "PM_EE_OFF_EXT_INT",
    "BriefDescription": "CyclesMSR[EE] is off and external interrupts are active"
  },
  {,
    "EventCode": "0xE8B8",
    "EventName": "PM_LS3_TM_DISALLOW",
    "BriefDescription": "A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it"
  },
  {,
    "EventCode": "0x2688E",
    "EventName": "PM_TM_FAV_CAUSED_FAIL",
    "BriefDescription": "TM Load (fav) caused another thread to fail"
  },
  {,
    "EventCode": "0x16090",
    "EventName": "PM_SN0_BUSY",
    "BriefDescription": "SN mach 0 Busy. Used by PMU to sample ave SN lifetime (mach0 used as sample point)"
  },
  {,
    "EventCode": "0x360AE",
    "EventName": "PM_L3_P0_CO_RTY",
    "BriefDescription": "L3 CO received retry port 0 (memory only), every retry counted"
  },
  {,
    "EventCode": "0x168A8",
    "EventName": "PM_L3_WI_USAGE",
    "BriefDescription": "Lifetime, sample of Write Inject machine 0 valid"
  },
  {,
    "EventCode": "0x468A2",
    "EventName": "PM_L3_LAT_CI_MISS",
    "BriefDescription": "L3 Lateral Castins Miss"
  },
  {,
    "EventCode": "0x4090",
    "EventName": "PM_IC_PREF_CANCEL_PAGE",
    "BriefDescription": "Prefetch Canceled due to page boundary"
  },
  {,
    "EventCode": "0x460AA",
    "EventName": "PM_L3_P0_CO_L31",
    "BriefDescription": "L3 CO to L3.1 (LCO) port 0 with or without data"
  },
  {,
    "EventCode": "0x2880",
    "EventName": "PM_FLUSH_DISP",
    "BriefDescription": "Dispatch flush"
  },
  {,
    "EventCode": "0x168AE",
    "EventName": "PM_L3_P1_PF_RTY",
    "BriefDescription": "L3 PF received retry port 1, every retry counted"
  },
  {,
    "EventCode": "0x46082",
    "EventName": "PM_L2_ST_DISP",
    "BriefDescription": "All successful D-side store dispatches for this thread (L2 miss + L2 hits)"
  },
  {,
    "EventCode": "0x36880",
    "EventName": "PM_L2_INST_MISS",
    "BriefDescription": "All successful I-side dispatches that were an L2 miss for this thread (excludes i_l2mru_tch reqs)"
  },
  {,
    "EventCode": "0xE084",
    "EventName": "PM_LS0_ERAT_MISS_PREF",
    "BriefDescription": "LS0 Erat miss due to prefetch"
  },
  {,
    "EventCode": "0x409C",
    "EventName": "PM_BR_PRED",
    "BriefDescription": "Conditional Branch Executed in which the HW predicted the Direction or Target.  Includes taken and not taken and is counted at execution time"
  },
  {,
    "EventCode": "0x2D144",
    "EventName": "PM_MRK_DATA_FROM_L31_MOD",
    "BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to a marked load"
  },
  {,
    "EventCode": "0x360A4",
    "EventName": "PM_L3_CO_LCO",
    "BriefDescription": "Total L3 COs occurred on LCO L3.1 (good cresp, may end up in mem on a retry)"
  },
  {,
    "EventCode": "0x4890",
    "EventName": "PM_IC_PREF_CANCEL_HIT",
    "BriefDescription": "Prefetch Canceled due to icache hit"
  },
  {,
    "EventCode": "0x268A8",
    "EventName": "PM_RD_HIT_PF",
    "BriefDescription": "RD machine hit L3 PF machine"
  },
  {,
    "EventCode": "0x16880",
    "EventName": "PM_L2_ST",
    "BriefDescription": "All successful D-side store dispatches for this thread (L2 miss + L2 hits)"
  },
  {,
    "EventCode": "0x4098",
    "EventName": "PM_IC_DEMAND_L2_BHT_REDIRECT",
    "BriefDescription": "L2 I cache demand request due to BHT redirect, branch redirect ( 2 bubbles 3 cycles)"
  },
  {,
    "EventCode": "0xD0B4",
    "EventName": "PM_LSU0_SRQ_S0_VALID_CYC",
    "BriefDescription": "Slot 0 of SRQ valid"
  },
  {,
    "EventCode": "0x160AA",
    "EventName": "PM_L3_P0_LCO_NO_DATA",
    "BriefDescription": "Dataless L3 LCO sent port 0"
  },
  {,
    "EventCode": "0x208C",
    "EventName": "PM_CLB_HELD",
    "BriefDescription": "CLB (control logic block - indicates quadword fetch block) Hold: Any Reason"
  },
  {,
    "EventCode": "0xF88C",
    "EventName": "PM_LSU3_STORE_REJECT",
    "BriefDescription": "All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met"
  },
  {,
    "EventCode": "0x200F2",
    "EventName": "PM_INST_DISP",
    "BriefDescription": "# PPC Dispatched"
  },
  {,
    "EventCode": "0x4E05E",
    "EventName": "PM_TM_OUTER_TBEGIN_DISP",
    "BriefDescription": "Number of outer tbegin instructions dispatched. The dispatch unit determines whether the tbegin instruction is outer or nested. This is a speculative count, which includes flushed instructions"
  },
  {,
    "EventCode": "0x2D018",
    "EventName": "PM_CMPLU_STALL_EXEC_UNIT",
    "BriefDescription": "Completion stall due to execution units (FXU/VSU/CRU)"
  },
  {,
    "EventCode": "0x20B0",
    "EventName": "PM_LSU_FLUSH_NEXT",
    "BriefDescription": "LSU flush next reported at flush time.  Sometimes these also come with an exception"
  },
  {,
    "EventCode": "0x3880",
    "EventName": "PM_ISU2_ISS_HOLD_ALL",
    "BriefDescription": "All ISU rejects"
  },
  {,
    "EventCode": "0xC884",
    "EventName": "PM_LS3_LD_VECTOR_FIN",
    "BriefDescription": ""
  },
  {,
    "EventCode": "0x360A8",
    "EventName": "PM_L3_CO",
    "BriefDescription": "L3 castout occurring (does not include casthrough or log writes (cinj/dmaw))"
  },
  {,
    "EventCode": "0x368A4",
    "EventName": "PM_L3_CINJ",
    "BriefDescription": "L3 castin of cache inject"
  },
  {,
    "EventCode": "0xC890",
    "EventName": "PM_LSU_NCST",
    "BriefDescription": "Asserts when a i=1 store op is sent to the nest. No record of issue pipe (LS0/LS1) is maintained so this is for both pipes. Probably don't need separate LS0 and LS1"
  },
  {,
    "EventCode": "0xD0B8",
    "EventName": "PM_LSU_LMQ_FULL_CYC",
    "BriefDescription": "Counts the number of cycles the LMQ is full"
  },
  {,
    "EventCode": "0x168B2",
    "EventName": "PM_L3_GRP_GUESS_CORRECT",
    "BriefDescription": "Initial scope=group (GS or NNS) and data from same group (near) (pred successful)"
  },
  {,
    "EventCode": "0x48A4",
    "EventName": "PM_STOP_FETCH_PENDING_CYC",
    "BriefDescription": "Fetching is stopped due to an incoming instruction that will result in a flush"
  },
  {,
    "EventCode": "0x36884",
    "EventName": "PM_L2_RCST_DISP_FAIL_ADDR",
    "BriefDescription": "All D-side store dispatch attempts for this thread that failed due to address collision with RC/CO/SN/SQ"
  },
  {,
    "EventCode": "0x260AC",
    "EventName": "PM_L3_PF_USAGE",
    "BriefDescription": "Rotating sample of 32 PF actives"
  }
]