summaryrefslogtreecommitdiff
path: root/include/lib/aarch64/arch.h
AgeCommit message (Expand)Author
2018-04-16Workaround for CVE-2017-5715 on Cortex A73 and A75Dimitris Papastamos
2017-08-22Define write function for ICC_SGI1R_EL1wangwen
2017-06-22aarch64: Enable Statistical Profiling Extensions for lower ELsdp-arm
2017-06-21Fully initialise essential control registersDavid Cunado
2017-06-14include: add U()/ULL() macros for constantsVarun Wadekar
2017-05-11Merge pull request #927 from jeenu-arm/state-switchdavidcunado-arm
2017-05-04Introduce ARM SiP service to switch execution stateJeenu Viswambharan
2017-05-03Use SPDX license identifiersdp-arm
2017-05-02Add macro to check whether the CPU implements an ELJeenu Viswambharan
2017-04-29Merge branch 'integration' into tf_issue_461Scott Branden
2017-04-29Move defines in utils.h to utils_def.h to fix shared header compile issuesScott Branden
2017-04-20Changes to support execution in AArch32 state for JUNOYatharth Kochar
2017-04-13Tegra: Add support for fake system suspendVignesh Radhakrishnan
2017-03-28Merge pull request #879 from Summer-ARM/sq/mt-supportdavidcunado-arm
2017-03-27ARM platforms: Add support for MT bit in MPIDRSummer Qin
2017-03-08Add dynamic region support to xlat tables lib v2Antonio Nino Diaz
2017-02-15Disable secure self-hosted debug via MDCR_EL3/SDCRdp-arm
2017-01-30Report errata workaround status to consoleJeenu Viswambharan
2016-12-13Add PLAT_xxx_ADDR_SPACE_SIZE definitionsAntonio Nino Diaz
2016-11-09Reset debug registers MDCR-EL3/SDCR and MDCR_EL2/HDCRDavid Cunado
2016-10-14Unify SCTLR initialization for AArch32 normal worldSoby Mathew
2016-08-23Automatically select initial xlation lookup levelAntonio Nino Diaz
2016-08-09Move SIZE_FROM_LOG2_WORDS macro to utils.hSoby Mathew
2016-04-13Refactor the xlat_tables library codeSoby Mathew
2016-03-30Add ISR_EL1 to crash reportGerald Lejeune
2016-03-03Extend memory attributes to map non-cacheable memorySandrine Bailleux
2015-11-26Add ARM GICv3 driver without support for legacy operationAchin Gupta
2015-11-13Add missing RES1 bit in SCTLR_EL1Vikram Kanigiri
2015-04-27Remove use of PLATFORM_CACHE_LINE_SIZEDan Handley
2015-03-16Use ARM CCI driver on FVP and Juno platformsVikram Kanigiri
2014-12-04Fix the array size of mpidr_aff_map_nodes_t.Soby Mathew
2014-10-29Apply errata workarounds only when major/minor revisions match.Soby Mathew
2014-09-16Initialize SCTLR_EL1 based on MODE_RW bitJens Wiklander
2014-08-21Juno: Implement initial platform portSandrine Bailleux
2014-08-20Add support for selected Cortex-A57 errata workaroundsSoby Mathew
2014-08-20Add CPU specific crash reporting handlersSoby Mathew
2014-08-20Add CPU specific power management operationsSoby Mathew
2014-08-20Introduce framework for CPU specific operationsSoby Mathew
2014-07-28Simplify management of SCTLR_EL3 and SCTLR_EL1Achin Gupta
2014-07-09Calculate TCR bits based on VA and PALin Ma
2014-06-23Initialise CPU contexts from entry_point_infoAndrew Thoelke
2014-06-10Make system register functions inline assemblyAndrew Thoelke
2014-05-23Split platform.h into separate headersDan Handley
2014-05-22Use secure timer to generate S-EL1 interruptsAchin Gupta
2014-05-22Add context library API to change a bit in SCR_EL3Achin Gupta
2014-05-22Introduce macros to manipulate the SPSRVikram Kanigiri
2014-05-06Reduce deep nesting of header filesDan Handley
2014-05-06Separate BL functions out of arch.hDan Handley
2014-05-06Move include and source files to logical locationsDan Handley
generated by cgit (git 2.34.1) at 2024-05-23 09:43:06 +0000