summaryrefslogtreecommitdiff
path: root/arch/riscv/boot/dts/renesas
AgeCommit message (Expand)Author
2025-05-14riscv: dts: renesas: Add specific RZ/Five cache compatibleConor Dooley
2024-10-09arm64: dts: renesas: rzg2ul-smarc-som: Enable serial NOR flashBiju Das
2024-04-22riscv: dts: renesas: rzfive-smarc-som: Drop deleting interrupt properties fro...Lad Prabhakar
2024-04-22riscv: dts: renesas: r9a07g043f: Add IRQC node to RZ/Five SoC DTSILad Prabhakar
2024-03-22Merge tag 'riscv-for-linus-6.9-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2024-03-12riscv: dts: renesas: Add Andes PMU extension for r9a07g043fYu Chien Peter Lin
2024-03-12riscv: dts: renesas: r9a07g043f: Update compatible string to use Andes INTCYu Chien Peter Lin
2024-01-31pinctrl: renesas: pinctrl-rzg2l: Add the missing port pins P19 to P28Lad Prabhakar
2023-11-13riscv: dts: renesas: Convert isa detection to new propertiesConor Dooley
2023-10-05riscv: dts: renesas: rzfive-smarc: Enable the blocks which were explicitly di...Lad Prabhakar
2023-10-05riscv: dts: renesas: r9a07g043f: Add dma-noncoherent propertyLad Prabhakar
2023-10-05riscv: dts: renesas: r9a07g043f: Add L2 cache nodeLad Prabhakar
2023-07-25riscv: dts: renesas: Clean up dtbs_check W=1 warning due to empty phy nodeConor Dooley
2023-01-26riscv: dts: renesas: rzfive-smarc-som: Drop PHY interrupt support for ETH{0,1}Lad Prabhakar
2023-01-12riscv: dts: renesas: rzfive-smarc-som: Enable OSTM nodesLad Prabhakar
2022-12-26riscv: dts: renesas: rzfive-smarc-som: Enable WDTLad Prabhakar
2022-11-17riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2CLad Prabhakar
2022-11-17riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable ADC/OPP/Thermal Zone...Lad Prabhakar
2022-11-10riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVKLad Prabhakar
2022-11-10riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoCLad Prabhakar