summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_display.c
AgeCommit message (Expand)Author
2021-02-23drm/i915: Nuke INTEL_OUTPUT_FORMAT_INVALIDVille Syrjälä
2021-02-17drm/i915: Disallow plane x+w>stride on ilk+ with X-tilingVille Syrjälä
2021-02-04Merge tag 'drm-intel-next-2021-01-29' of git://anongit.freedesktop.org/drm/dr...Dave Airlie
2021-01-29drm/i915: Implement async flips for vlv/chvVille Syrjälä
2021-01-29drm/i915: Implement async flip for ilk/snbVille Syrjälä
2021-01-29drm/i915: Implement async flip for ivb/hswVille Syrjälä
2021-01-29drm/i915: Implement async flips for bdwVille Syrjälä
2021-01-29Merge tag 'drm-intel-next-2021-01-27' of git://anongit.freedesktop.org/drm/dr...Dave Airlie
2021-01-28drm/i915/display: Prevent double YUV range correction on HDR planesAndres Calderon Jaramillo
2021-01-27drm/i915: WARN if plane src coords are too bigVille Syrjälä
2021-01-26drm/i915/display/vrr: Skip the VRR HW state readout on DSI transcoderManasi Navare
2021-01-26drm/i915: Do a bit more initial readout for dbufVille Syrjälä
2021-01-26drm/i915: Encapsulate dbuf state handling harderVille Syrjälä
2021-01-25drm/i915: Fix vblank timestamps with VRRVille Syrjälä
2021-01-25drm/i915: Add vrr state dumpVille Syrjälä
2021-01-25drm/i915/display: Add HW state readout for VRRManasi Navare
2021-01-25drm/i915/display/dp: Compute VRR state in atomic_checkManasi Navare
2021-01-25drm/i915: Store framestart_delay in dev_privVille Syrjälä
2021-01-22drm/i915/tgl: Add Clear Color support for TGL Render DecompressionRadhakrishna Sripada
2021-01-21drm/i915/pps: move pps code over from intel_display.c and refactorJani Nikula
2021-01-20drm/i915/gem: Drop lru bumping on display unpinningChris Wilson
2021-01-19drm/i915/display: Apply interactive priority to explicit flip fencesChris Wilson
2021-01-19drm/i915: Reuse the async_flip() hook for the async flip disable w/aVille Syrjälä
2021-01-19drm/i915: Move the async_flip bit setup into the .async_flip() hookVille Syrjälä
2021-01-19drm/i915: Add plane vfuncs to enable/disable flip_done interruptVille Syrjälä
2021-01-19drm/i915: Generalize the async flip capability checkVille Syrjälä
2021-01-18drm/i915: support two CSC module on gen11 and laterLee Shawn C
2021-01-16drm/i915: split fdi code out from intel_display.cDave Airlie
2021-01-16drm/i915: refactor pll code out into intel_dpll.cDave Airlie
2021-01-16drm/i915: refactor some crtc code out of intel display. (v2)Dave Airlie
2021-01-14drm/i915: Drop one more useless master_transcoder assignmentVille Syrjälä
2021-01-14drm/i915/display: fix the uint*_t types that have crept inJani Nikula
2021-01-14drm/i915/display: remove useless use of inlineJani Nikula
2021-01-08Merge drm/drm-next into drm-intel-nextRodrigo Vivi
2021-01-07Merge tag 'drm-intel-next-2021-01-04' of git://anongit.freedesktop.org/drm/dr...Daniel Vetter
2021-01-05drm/i915/display: Split and export main surface calculation from skl_check_ma...José Roberto de Souza
2020-12-22drm/i915: refactor i915 plane code into separate file.Dave Airlie
2020-12-22drm/i915: refactor cursor code out of i915_display.cDave Airlie
2020-12-22drm/i915/display: fix misused commaDave Airlie
2020-12-22drm/i915/display: move to_intel_frontbuffer to headerDave Airlie
2020-12-22drm/i915/display: move needs_modeset to an inline in headerDave Airlie
2020-12-15drm: automatic legacy gamma supportTomi Valkeinen
2020-12-14Merge tag 'drm-next-2020-12-11' of git://anongit.freedesktop.org/drm/drmLinus Torvalds
2020-12-11drm/i915/display: Go softly softly on initial modeset failureChris Wilson
2020-12-04drm/i915: Call kill_bigjoiner_slave() earlierVille Syrjälä
2020-12-04drm/i915: Properly flag modesets for all bigjoiner pipesVille Syrjälä
2020-12-04drm/i915: Add intel_atomic_add_affected_planes()Ville Syrjälä
2020-12-04drm/i915: Track logically enabled planes for hw stateVille Syrjälä
2020-12-03drm/i915: Track power references taken for enabled CRTCsImre Deak
2020-12-03drm/i915: Factor out helpers to get/put a set of tracked power domainsImre Deak
generated by cgit (git 2.34.1) at 2025-08-02 04:36:53 +0000