1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright 2021 BSH
*/
/ {
chosen {
#address-cells = <2>;
#size-cells = <2>;
ranges;
framebuffer-panel0 {
compatible = "simple-framebuffer";
clocks = <&clk IMX8MN_CLK_DISP_PIXEL_ROOT>, /* lcdif */
<&clk IMX8MN_CLK_DISP_APB_ROOT>,
<&clk IMX8MN_CLK_DISP_AXI_ROOT>,
<&clk IMX8MN_VIDEO_PLL1>,
<&clk IMX8MN_CLK_DISP_AXI_ROOT>, /* pgc_dispmix */
<&clk IMX8MN_CLK_DISP_APB_ROOT>,
<&clk IMX8MN_CLK_DISP_AXI>,
<&clk IMX8MN_CLK_DISP_APB>,
<&clk IMX8MN_SYS_PLL2_1000M>,
<&clk IMX8MN_SYS_PLL1_800M>,
<&clk IMX8MN_CLK_DSI_CORE>, /* mipi_disi */
<&clk IMX8MN_CLK_DSI_PHY_REF>;
power-domains = <&disp_blk_ctrl IMX8MN_DISPBLK_PD_LCDIF>,
<&disp_blk_ctrl IMX8MN_DISPBLK_PD_MIPI_DSI>;
dvdd-supply = <®_3v3_dvdd>;
avdd-supply = <®_v3v3_avdd>;
status = "disabled";
};
};
backlight: backlight {
compatible = "pwm-backlight";
pwms = <&pwm1 0 700000 0>; /* 700000 ns = 1337Hz */
brightness-levels = <0 100>;
num-interpolated-steps = <100>;
default-brightness-level = <50>;
status = "okay";
};
reg_3v3_dvdd: regulator-3v3-O3 {
compatible = "regulator-fixed";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_dvdd>;
regulator-name = "3v3-dvdd-supply";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
gpio = <&gpio1 7 GPIO_ACTIVE_LOW>;
};
reg_v3v3_avdd: regulator-3v3-O2 {
compatible = "regulator-fixed";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_avdd>;
regulator-name = "3v3-avdd-supply";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
gpio = <&gpio1 5 GPIO_ACTIVE_LOW>;
};
};
&pwm1 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_bl>;
status = "okay";
};
&lcdif {
assigned-clocks = <&clk IMX8MN_VIDEO_PLL1>;
assigned-clock-rates = <594000000>;
status = "okay";
};
&pgc_dispmix {
assigned-clocks = <&clk IMX8MN_CLK_DISP_AXI>, <&clk IMX8MN_CLK_DISP_APB>;
assigned-clock-parents = <&clk IMX8MN_SYS_PLL2_1000M>, <&clk IMX8MN_SYS_PLL1_800M>;
assigned-clock-rates = <500000000>, <200000000>;
};
&mipi_dsi {
#address-cells = <1>;
#size-cells = <0>;
samsung,esc-clock-frequency = <20000000>;
samsung,pll-clock-frequency = <12000000>;
status = "okay";
panel@0 {
compatible = "sharp,ls068b3sx02", "syna,r63353";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_panel>;
reg = <0>;
backlight = <&backlight>;
dvdd-supply = <®_3v3_dvdd>;
avdd-supply = <®_v3v3_avdd>;
reset-gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;
port {
panel_in: endpoint {
remote-endpoint = <&mipi_dsi_out>;
};
};
};
ports {
port@1 {
reg = <1>;
mipi_dsi_out: endpoint {
remote-endpoint = <&panel_in>;
};
};
};
};
&gpu {
status = "okay";
};
&iomuxc {
pinctrl_avdd: avddgrp {
fsl,pins = <
MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5 0x16 /* VDD 3V3_VO2 */
>;
};
/* This is for both PWM and voltage regulators for display */
pinctrl_bl: blgrp {
fsl,pins = <
MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT 0x16
>;
};
pinctrl_dvdd: dvddgrp {
fsl,pins = <
MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x16 /* VDD 3V3_VO3 */
>;
};
pinctrl_panel: panelgrp {
fsl,pins = <
MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29 0x16 /* panel reset */
>;
};
};
|
