summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/renesas/r8a779f0-spider-ethernet.dtsi
blob: ad2b0398d35431a1c5816c18ab3683ee4b9278bd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the Spider Ethernet sub-board
 *
 * Copyright (C) 2021 Renesas Electronics Corp.
 */

/ {
	aliases {
		ethernet0 = &rswitch_port0;
		ethernet1 = &rswitch_port1;
		ethernet2 = &rswitch_port2;
	};
};

&eth_serdes {
	status = "okay";
};

&i2c4 {
	eeprom@52 {
		compatible = "rohm,br24g01", "atmel,24c01";
		label = "ethernet-sub-board";
		reg = <0x52>;
		pagesize = <8>;
	};
};

&pfc {
	tsn0_pins: tsn0 {
		groups = "tsn0_mdio_b", "tsn0_link_b";
		function = "tsn0";
		power-source = <1800>;
	};

	tsn1_pins: tsn1 {
		groups = "tsn1_mdio_b", "tsn1_link_b";
		function = "tsn1";
		power-source = <1800>;
	};

	tsn2_pins: tsn2 {
		groups = "tsn2_mdio_b", "tsn2_link_b";
		function = "tsn2";
		power-source = <1800>;
	};
};

&rswitch {
	pinctrl-0 = <&tsn0_pins>, <&tsn1_pins>, <&tsn2_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&rswitch_port0 {
	reg = <0>;
	phy-handle = <&u101>;
	phy-mode = "sgmii";
	phys = <&eth_serdes 0>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		u101: ethernet-phy@1 {
			reg = <1>;
			compatible = "ethernet-phy-ieee802.3-c45";
			interrupts-extended = <&gpio3 10 IRQ_TYPE_LEVEL_LOW>;
		};
	};
};

&rswitch_port1 {
	reg = <1>;
	phy-handle = <&u201>;
	phy-mode = "sgmii";
	phys = <&eth_serdes 1>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		u201: ethernet-phy@2 {
			reg = <2>;
			compatible = "ethernet-phy-ieee802.3-c45";
			interrupts-extended = <&gpio3 11 IRQ_TYPE_LEVEL_LOW>;
		};
	};
};

&rswitch_port2 {
	reg = <2>;
	phy-handle = <&u301>;
	phy-mode = "sgmii";
	phys = <&eth_serdes 2>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		u301: ethernet-phy@3 {
			reg = <3>;
			compatible = "ethernet-phy-ieee802.3-c45";
			interrupts-extended = <&gpio3 9 IRQ_TYPE_LEVEL_LOW>;
		};
	};
};