summaryrefslogtreecommitdiff
path: root/net/lapb/lapb_timer.c
diff options
context:
space:
mode:
authorTim Harvey <tharvey@gateworks.com>2025-07-07 13:17:02 -0700
committerShawn Guo <shawnguo@kernel.org>2025-07-11 16:34:34 +0800
commit29ba95537d800de0f53c606afd00da905bce22eb (patch)
tree1c89e759175da5efde4153c61fd676403a92c091 /net/lapb/lapb_timer.c
parent9cee27cc82a6954af2e012f170356f8cae28b42a (diff)
arm64: dts: imx8mm-venice-gw7904: Increase HS400 USDHC clock speed
The IMX8M reference manuals indicate in the USDHC Clock generator section that the clock rate for DDR is 1/2 the input clock therefore HS400 rates clocked at 200Mhz require a 400Mhz SDHC clock. This showed about a 1.5x improvement in read performance for the eMMC's used on the various imx8m{m,n,p}-venice boards. Fixes: b999bdaf0597 ("arm64: dts: imx: Add i.mx8mm Gateworks gw7904 dts support") Signed-off-by: Tim Harvey <tharvey@gateworks.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'net/lapb/lapb_timer.c')
0 files changed, 0 insertions, 0 deletions