summaryrefslogtreecommitdiff
path: root/rust/helpers/build_bug.c
diff options
context:
space:
mode:
authorMark Brown <broonie@kernel.org>2025-11-14 14:47:49 +0000
committerMark Brown <broonie@kernel.org>2025-11-14 14:47:49 +0000
commitaf330925a18ff483adace1c4ed2dcc975a31d5c0 (patch)
tree30a2d79661451ecb7f74c2ba368e5fcf4e48cd74 /rust/helpers/build_bug.c
parent1d562ba0aa7df81335bf96c02be77efe8d5bab87 (diff)
parent4e00135b2dd1d7924a58bffa551b6ceb3bd836f2 (diff)
spi-cadence: support transmission with
Merge series from Jun Guo <jun.guo@cixtech.com>: The Cadence SPI IP supports configurable FIFO data widths during integration. On some SoCs, the FIFO data width is designed to be 16 or 32 bits at the chip design stage. However, the current driver only supports communication with an 8-bit FIFO data width. Therefore, these patches are added to enable the driver to support communication with 16-bit and 32-bit FIFO data widths.
Diffstat (limited to 'rust/helpers/build_bug.c')
0 files changed, 0 insertions, 0 deletions