summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)Author
2025-05-08Merge patch series "riscv: Add vendor extensions support for SiFive"Palmer Dabbelt
2025-05-08riscv: hwprobe: Add SiFive xsfvfwmaccqqq vendor extensionCyan Yang
2025-05-08riscv: Add SiFive xsfvfwmaccqqq vendor extensionCyan Yang
2025-05-08riscv: hwprobe: Add SiFive xsfvfnrclipxfqf vendor extensionCyan Yang
2025-05-08riscv: Add SiFive xsfvfnrclipxfqf vendor extensionCyan Yang
2025-05-08riscv: hwprobe: Add SiFive vendor extension support and probe for xsfqmaccdod...Cyan Yang
2025-05-08riscv: hwprobe: Document SiFive xsfvqmaccdod and xsfvqmaccqoq vendor extensionsCyan Yang
2025-05-08riscv: Add SiFive xsfvqmaccdod and xsfvqmaccqoq vendor extensionsCyan Yang
2025-05-08riscv: vDSO: Remove --hash-style=bothXi Ruoyao
2025-05-08Merge patch series "riscv: uaccess: optimisations"Palmer Dabbelt
2025-05-08riscv: uaccess: use 'asm_goto_output' for get_user()Jisheng Zhang
2025-05-08riscv: uaccess: use 'asm goto' for put_user()Jisheng Zhang
2025-05-08riscv: uaccess: use input constraints for ptr of __put_user()Jisheng Zhang
2025-05-08riscv: implement user_access_begin() and familiesJisheng Zhang
2025-05-08riscv: save the SR_SUM status over switchesBen Dooks
2025-05-08riscv: Disallow PR_GET_TAGGED_ADDR_CTRL without SupmSamuel Holland
2025-05-08riscv: Fix kernel crash due to PR_SET_TAGGED_ADDR_CTRLNam Cao
2025-05-08riscv: misaligned: use get_user() instead of __get_user()Clément Léger
2025-05-08riscv: misaligned: enable IRQs while handling misaligned accessesClément Léger
2025-05-08riscv: misaligned: factorize trap handlingClément Léger
2025-05-07riscv: dts: thead: Add device tree VO clock controllerMichal Wilczynski
2025-05-05riscv: misaligned: Add handling for ZCB instructionsNylon Chen
2025-05-05crypto: riscv/sha256 - Add simd block functionHerbert Xu
2025-05-05crypto: arch/sha256 - Export block functions as GPL onlyHerbert Xu
2025-05-05Revert "crypto: run initcalls for generic implementations earlier"Herbert Xu
2025-05-05crypto: riscv/sha256 - implement library instead of shashEric Biggers
2025-05-05Merge git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux v6.15-rc5Herbert Xu
2025-05-01KVM: RISC-V: reset smstateen CSRsRadim Krčmář
2025-04-30riscv: dts: sophgo: fix DMA data-width configuration for CV18xxZe Huang
2025-04-29riscv: switch set_icache_stale_mask() to using non-atomic assign_cpu()Yury Norov
2025-04-29riscv: entry: Split ret_from_fork() into user and kernelCharlie Jenkins
2025-04-29riscv: entry: Convert ret_from_fork() to CCharlie Jenkins
2025-04-28crypto: lib/chacha - remove INTERNAL symbol and selection of CRYPTOEric Biggers
2025-04-28crypto: riscv - move library functions to arch/riscv/lib/crypto/Eric Biggers
2025-04-26riscv: defconfig: spacemit: enable clock controller driver for SpacemiT K1Haylen Chu
2025-04-25Merge tag 'riscv-for-linus-6.15-rc4' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds
2025-04-25riscv: dts: thead: Introduce reset controller nodeMichal Wilczynski
2025-04-25riscv: defconfig: spacemit: enable gpio support for K1 SoCYixun Lan
2025-04-25crypto: riscv - Use SYM_FUNC_START for functions only called directlyNathan Chancellor
2025-04-24riscv: uprobes: Add missing fence.i after building the XOL bufferBjörn Töpel
2025-04-24riscv: Replace function-like macro by static inline functionBjörn Töpel
2025-04-23Fix mis-uses of 'cc-option' for warning disablementLinus Torvalds
2025-04-23crypto: riscv/sm3 - Use API partial block handlingHerbert Xu
2025-04-23crypto: riscv/sha512 - Use API partial block handlingHerbert Xu
2025-04-23crypto: riscv/sha256 - Use API partial block handlingHerbert Xu
2025-04-23crypto: riscv/ghash - Use API partial block handlingHerbert Xu
2025-04-19crypto: lib/chacha - restore ability to remove modulesEric Biggers
2025-04-18Merge patch series "riscv: misaligned: Add ZCB handling and fix sleeping func...Palmer Dabbelt
2025-04-18riscv: misaligned: Add handling for ZCB instructionsNylon Chen
2025-04-18riscv: misaligned: fix sleeping function called during misaligned access hand...Nylon Chen