summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_dmc_regs.h
AgeCommit message (Expand)Author
2025-06-27drm/i915/dmc: Define flip queue related PIPEDMC registersVille Syrjälä
2025-06-11drm/i915/display: include intel_display_reg_defs.h from display regs filesJani Nikula
2025-05-16drm/i915/dmc: Introduce dmc_configure_event()Ville Syrjälä
2025-05-16drm/i915/dmc: Define all DMC event IDsVille Syrjälä
2025-05-16drm/i915/dmc: Hook up PIPEDMC interruptsVille Syrjälä
2025-04-23drm/i915/dmc: Add PIPEDMC_BLOCK_PKGC_SW definitionsJouni Högander
2025-04-23drm/i915/dmc: Add PIPEDMC_EVT_CTL register definitionJouni Högander
2024-04-17drm/i915/display: add support for DMC wakelocksLuca Coelho
2023-12-18drm/i915/dmc: Also disable HRR event on TGL/ADLS main DMCVille Syrjälä
2023-01-20drm/i915: Enable a PIPEDMC whenever its corresponding pipe is enabledImre Deak
2022-07-28drm/i915/d12+: Disable DMC handlers during loading/disabling the firmwareImre Deak
2022-05-23drm/i915/d12+: Disable DMC firmware flip queue handlersImre Deak
2022-05-12drm/i915/dmc: Add MMIO range restrictionsAnusha Srivatsa
2022-04-01drm/i915/dmc: split out dmc registers to a separate fileJani Nikula