blob: 18afed324198eb117eb1c5ccaaf47b1eb04985bf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/gpio/altr-pio-1.0.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Altera GPIO controller
maintainers:
- Dinh Nguyen <dinguyen@kernel.org>
- Marek Vasut <marex@denx.de>
- Mathieu Malaterre <malat@debian.org>
- Tien Hock Loh <thloh@altera.com>
properties:
compatible:
const: altr,pio-1.0
reg:
maxItems: 1
gpio-controller: true
"#gpio-cells":
const: 2
description:
First cell is the GPIO offset number. Second cell is reserved and
currently unused.
interrupts:
maxItems: 1
interrupt-controller: true
"#interrupt-cells":
const: 2
altr,ngpio:
$ref: /schemas/types.yaml#/definitions/uint32
description: Width of the GPIO bank.
default: 32
altr,interrupt-type:
$ref: /schemas/types.yaml#/definitions/uint32
description: >
Specifies the interrupt trigger type synthesized by hardware.
Values defined in <dt-bindings/interrupt-controller/irq.h>.
enum: [1, 2, 3, 4]
required:
- compatible
- reg
- gpio-controller
- "#gpio-cells"
- interrupts
- interrupt-controller
- "#interrupt-cells"
additionalProperties: false
examples:
- |
#include <dt-bindings/interrupt-controller/irq.h>
gpio@ff200000 {
compatible = "altr,pio-1.0";
reg = <0xff200000 0x10>;
interrupts = <45 4>;
interrupt-controller;
#interrupt-cells = <2>;
gpio-controller;
#gpio-cells = <2>;
altr,ngpio = <32>;
altr,interrupt-type = <IRQ_TYPE_EDGE_RISING>;
};
|
