1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/memory-controllers/renesas,rzg3e-xspi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Renesas Expanded Serial Peripheral Interface (xSPI)
maintainers:
- Biju Das <biju.das.jz@bp.renesas.com>
description: |
Renesas xSPI allows a SPI flash connected to the SoC to be accessed via
the memory-mapping or the manual command mode.
The flash chip itself should be represented by a subnode of the XSPI node.
The flash interface is selected based on the "compatible" property of this
subnode:
- "jedec,spi-nor";
allOf:
- $ref: /schemas/spi/spi-controller.yaml#
properties:
compatible:
oneOf:
- const: renesas,r9a09g047-xspi # RZ/G3E
- items:
- enum:
- renesas,r9a09g056-xspi # RZ/V2N
- renesas,r9a09g057-xspi # RZ/V2H(P)
- const: renesas,r9a09g047-xspi
reg:
items:
- description: xSPI registers
- description: direct mapping area
reg-names:
items:
- const: regs
- const: dirmap
interrupts:
items:
- description: Interrupt pulse signal by factors excluding errors
- description: Interrupt pulse signal by error factors
interrupt-names:
items:
- const: pulse
- const: err_pulse
clocks:
items:
- description: AHB clock
- description: AXI clock
- description: SPI clock
- description: Double speed SPI clock
clock-names:
items:
- const: ahb
- const: axi
- const: spi
- const: spix2
power-domains:
maxItems: 1
resets:
items:
- description: Hardware reset
- description: AXI reset
reset-names:
items:
- const: hresetn
- const: aresetn
renesas,xspi-cs-addr-sys:
$ref: /schemas/types.yaml#/definitions/phandle
description: |
Phandle to the system controller (sys) that allows to configure
xSPI CS0 and CS1 addresses.
patternProperties:
"flash@[0-9a-f]+$":
type: object
additionalProperties: true
properties:
compatible:
contains:
const: jedec,spi-nor
required:
- compatible
- reg
- reg-names
- interrupts
- interrupt-names
- clocks
- clock-names
- power-domains
- resets
- reset-names
- '#address-cells'
- '#size-cells'
unevaluatedProperties: false
examples:
- |
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/renesas,r9a09g047-cpg.h>
spi@11030000 {
compatible = "renesas,r9a09g047-xspi";
reg = <0x11030000 0x10000>, <0x20000000 0x10000000>;
reg-names = "regs", "dirmap";
interrupts = <GIC_SPI 228 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 229 IRQ_TYPE_EDGE_RISING>;
interrupt-names = "pulse", "err_pulse";
clocks = <&cpg CPG_MOD 0x9f>, <&cpg CPG_MOD 0xa0>,
<&cpg CPG_CORE 9>, <&cpg CPG_MOD 0xa1>;
clock-names = "ahb", "axi", "spi", "spix2";
power-domains = <&cpg>;
resets = <&cpg 0xa3>, <&cpg 0xa4>;
reset-names = "hresetn", "aresetn";
#address-cells = <1>;
#size-cells = <0>;
flash@0 {
compatible = "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <40000000>;
spi-tx-bus-width = <1>;
spi-rx-bus-width = <1>;
};
};
|
