summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/serial/qcom,sa8255p-geni-uart.yaml
blob: c8f01923cb25d40fdeaa8c6a845a34ed458c955f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/serial/qcom,sa8255p-geni-uart.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm Geni based QUP UART interface

maintainers:
  - Praveen Talari <quic_ptalari@quicinc.com>

allOf:
  - $ref: /schemas/serial/serial.yaml#

properties:
  compatible:
    enum:
      - qcom,sa8255p-geni-uart
      - qcom,sa8255p-geni-debug-uart

  reg:
    maxItems: 1

  interrupts:
    minItems: 1
    items:
      - description: UART core irq
      - description: Wakeup irq (RX GPIO)

  interrupt-names:
    description:
      The UART interrupt and optionally the RX in-band wakeup interrupt
      as not all UART instances have a wakeup-capable interrupt routed
      via the PDC.
    minItems: 1
    items:
      - const: uart
      - const: wakeup

  power-domains:
    minItems: 2
    maxItems: 2

  power-domain-names:
    items:
      - const: power
      - const: perf

required:
  - compatible
  - reg
  - interrupts
  - power-domains
  - power-domain-names

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>

    serial@990000 {
        compatible = "qcom,sa8255p-geni-uart";
        reg = <0x990000 0x4000>;
        interrupts = <GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH>;
        power-domains = <&scmi0_pd 0>, <&scmi0_dvfs 0>;
        power-domain-names = "power", "perf";
    };
...