Documentation/devicetree/bindings/trigger-source/adi,util-sigma-delta-spi.yaml


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# Copyright (c) 2025 Analog Devices, Inc.
# Copyright (c) 2025 BayLibre, SAS

%YAML 1.2
---
$id: http://devicetree.org/schemas/trigger-source/adi,util-sigma-delta-spi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Analog Devices Util Sigma-Delta SPI IP Core

maintainers:
  - David Lechner <dlechner@baylibre.com>

description:
  The Util Sigma-Delta SPI is an FPGA IP core from Analog Devices that provides
  a SPI offload trigger from the RDY signal of the combined DOUT/RDY pin of
  the sigma-delta family of ADCs.
  https://analogdevicesinc.github.io/hdl/library/util_sigma_delta_spi/index.html

properties:
  compatible:
    const: adi,util-sigma-delta-spi

  reg:
    maxItems: 1

  clocks:
    maxItems: 1

  '#trigger-source-cells':
    const: 0

required:
  - compatible
  - reg
  - clocks
  - '#trigger-source-cells'

additionalProperties: false

examples:
  - |
    trigger@40000 {
        reg = <0x40000 0x1000>;
        compatible = "adi,util-sigma-delta-spi";
        clocks = <&clk 0>;
        #trigger-source-cells = <0>;
    };