1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
|
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
/*
* Copyright (C) STMicroelectronics 2025 - All Rights Reserved
* Author: Amelie Delaunay <amelie.delaunay@foss.st.com> for STMicroelectronics.
*/
#include "stm32mp15-scmi.dtsi"
/ {
reserved-memory {
optee@de000000 {
reg = <0xde000000 0x2000000>;
no-map;
};
};
arm_wdt: watchdog {
compatible = "arm,smc-wdt";
arm,smc-id = <0xbc000000>;
status = "disabled";
};
};
&adc {
vdd-supply = <&scmi_vdd>;
vdda-supply = <&scmi_vdd>;
};
&cpu0 {
clocks = <&scmi_clk CK_SCMI_MPU>;
};
&cpu1 {
clocks = <&scmi_clk CK_SCMI_MPU>;
};
&cryp1 {
clocks = <&scmi_clk CK_SCMI_CRYP1>;
resets = <&scmi_reset RST_SCMI_CRYP1>;
};
&cs42l51 {
VL-supply = <&scmi_v3v3>;
VD-supply = <&scmi_v1v8_audio>;
VA-supply = <&scmi_v1v8_audio>;
VAHP-supply = <&scmi_v1v8_audio>;
};
&dsi {
phy-dsi-supply = <&scmi_reg18>;
clocks = <&rcc DSI>, <&scmi_clk CK_SCMI_HSE>, <&rcc DSI_PX>;
};
&gpioz {
clocks = <&scmi_clk CK_SCMI_GPIOZ>;
};
&hash1 {
clocks = <&scmi_clk CK_SCMI_HASH1>;
resets = <&scmi_reset RST_SCMI_HASH1>;
};
&i2c1 {
hdmi-transmitter@39 {
iovcc-supply = <&scmi_v3v3_hdmi>;
cvcc12-supply = <&scmi_v1v2_hdmi>;
};
};
&iwdg2 {
clocks = <&rcc IWDG2>, <&scmi_clk CK_SCMI_LSI>;
status = "disabled";
};
&m4_rproc {
/delete-property/ st,syscfg-holdboot;
resets = <&scmi_reset RST_SCMI_MCU>,
<&scmi_reset RST_SCMI_MCU_HOLD_BOOT>;
reset-names = "mcu_rst", "hold_boot";
};
&mdma1 {
resets = <&scmi_reset RST_SCMI_MDMA>;
};
&optee {
interrupt-parent = <&intc>;
interrupts = <GIC_PPI 15 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
};
&pwr_regulators {
vdd-supply = <&scmi_vdd>;
vdd_3v3_usbfs-supply = <&scmi_vdd_usb>;
status = "disabled";
};
&rcc {
compatible = "st,stm32mp1-rcc-secure", "syscon";
clock-names = "hse", "hsi", "csi", "lse", "lsi";
clocks = <&scmi_clk CK_SCMI_HSE>,
<&scmi_clk CK_SCMI_HSI>,
<&scmi_clk CK_SCMI_CSI>,
<&scmi_clk CK_SCMI_LSE>,
<&scmi_clk CK_SCMI_LSI>;
};
&rng1 {
clocks = <&scmi_clk CK_SCMI_RNG1>;
resets = <&scmi_reset RST_SCMI_RNG1>;
};
&rtc {
clocks = <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>;
};
&scmi_reguls {
scmi_vddcore: regulator@3 {
reg = <VOLTD_SCMI_STPMIC1_BUCK1>;
regulator-name = "vddcore";
};
scmi_vdd: regulator@5 {
reg = <VOLTD_SCMI_STPMIC1_BUCK3>;
regulator-name = "vdd";
};
scmi_v3v3: regulator@6 {
reg = <VOLTD_SCMI_STPMIC1_BUCK4>;
regulator-name = "v3v3";
};
scmi_v1v8_audio: regulator@7 {
reg = <VOLTD_SCMI_STPMIC1_LDO1>;
regulator-name = "v1v8_audio";
};
scmi_v3v3_hdmi: regulator@8 {
reg = <VOLTD_SCMI_STPMIC1_LDO2>;
regulator-name = "v3v3_hdmi";
};
scmi_vdd_usb: regulator@a {
reg = <VOLTD_SCMI_STPMIC1_LDO4>;
regulator-name = "vdd_usb";
};
scmi_vdda: regulator@b {
reg = <VOLTD_SCMI_STPMIC1_LDO5>;
regulator-name = "vdda";
};
scmi_v1v2_hdmi: regulator@c {
reg = <VOLTD_SCMI_STPMIC1_LDO6>;
regulator-name = "v1v2_hdmi";
regulator-min-microvolt = <1200000>;
regulator-max-microvolt = <1200000>;
regulator-always-on;
};
scmi_vbus_otg: regulator@f {
reg = <VOLTD_SCMI_STPMIC1_PWR_SW1>;
regulator-name = "vbus_otg";
};
scmi_vbus_sw: regulator@10 {
reg = <VOLTD_SCMI_STPMIC1_PWR_SW2>;
regulator-name = "vbus_sw";
};
};
&sdmmc1 {
vmmc-supply = <&scmi_v3v3>;
};
&sdmmc3 {
vmmc-supply = <&scmi_v3v3>;
};
&usbh_ehci {
hub@1 {
vdd-supply = <&scmi_v3v3>;
};
};
&usbphyc_port0 {
phy-supply = <&scmi_vdd_usb>;
};
&usbphyc_port1 {
phy-supply = <&scmi_vdd_usb>;
};
&vrefbuf {
vdda-supply = <&scmi_vdd>;
};
|
