summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/imx/dc/dc-fw.c
blob: acb2d4d9e2ecd6d36dbab050f25b560d9ec9aba5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2024 NXP
 */

#include <linux/component.h>
#include <linux/mod_devicetable.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>

#include <drm/drm_fourcc.h>

#include "dc-drv.h"
#include "dc-fu.h"

#define PIXENGCFG_DYNAMIC		0x8

#define BASEADDRESS(x)			(0x10 + FRAC_OFFSET * (x))
#define SOURCEBUFFERATTRIBUTES(x)	(0x14 + FRAC_OFFSET * (x))
#define SOURCEBUFFERDIMENSION(x)	(0x18 + FRAC_OFFSET * (x))
#define COLORCOMPONENTBITS(x)		(0x1c + FRAC_OFFSET * (x))
#define COLORCOMPONENTSHIFT(x)		(0x20 + FRAC_OFFSET * (x))
#define LAYEROFFSET(x)			(0x24 + FRAC_OFFSET * (x))
#define CLIPWINDOWOFFSET(x)		(0x28 + FRAC_OFFSET * (x))
#define CLIPWINDOWDIMENSIONS(x)		(0x2c + FRAC_OFFSET * (x))
#define CONSTANTCOLOR(x)		(0x30 + FRAC_OFFSET * (x))
#define LAYERPROPERTY(x)		(0x34 + FRAC_OFFSET * (x))
#define FRAMEDIMENSIONS			0x150
#define CONTROL				0x170

struct dc_fw {
	struct dc_fu fu;
};

static const struct dc_subdev_info dc_fw_info[] = {
	{ .reg_start = 0x56180a60, .id = 2, },
};

static const struct regmap_range dc_fw_pec_regmap_access_ranges[] = {
	regmap_reg_range(PIXENGCFG_DYNAMIC, PIXENGCFG_DYNAMIC),
};

static const struct regmap_access_table dc_fw_pec_regmap_access_table = {
	.yes_ranges = dc_fw_pec_regmap_access_ranges,
	.n_yes_ranges = ARRAY_SIZE(dc_fw_pec_regmap_access_ranges),
};

static const struct regmap_config dc_fw_pec_regmap_config = {
	.name = "pec",
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,
	.fast_io = true,
	.wr_table = &dc_fw_pec_regmap_access_table,
	.rd_table = &dc_fw_pec_regmap_access_table,
	.max_register = PIXENGCFG_DYNAMIC,
};

static const struct regmap_range dc_fw_regmap_ranges[] = {
	regmap_reg_range(STATICCONTROL, FRAMEDIMENSIONS),
	regmap_reg_range(CONTROL, CONTROL),
};

static const struct regmap_access_table dc_fw_regmap_access_table = {
	.yes_ranges = dc_fw_regmap_ranges,
	.n_yes_ranges = ARRAY_SIZE(dc_fw_regmap_ranges),
};

static const struct regmap_config dc_fw_cfg_regmap_config = {
	.name = "cfg",
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,
	.fast_io = true,
	.wr_table = &dc_fw_regmap_access_table,
	.rd_table = &dc_fw_regmap_access_table,
	.max_register = CONTROL,
};

static void dc_fw_set_fmt(struct dc_fu *fu, enum dc_fu_frac frac,
			  const struct drm_format_info *format)
{
	u32 bits = 0, shifts = 0;

	dc_fu_set_src_bpp(fu, frac, format->cpp[0] * 8);

	regmap_write_bits(fu->reg_cfg, CONTROL, INPUTSELECT_MASK,
			  INPUTSELECT(INPUTSELECT_INACTIVE));
	regmap_write_bits(fu->reg_cfg, CONTROL, RASTERMODE_MASK,
			  RASTERMODE(RASTERMODE_NORMAL));

	regmap_write_bits(fu->reg_cfg, LAYERPROPERTY(frac),
			  YUVCONVERSIONMODE_MASK,
			  YUVCONVERSIONMODE(YUVCONVERSIONMODE_OFF));

	dc_fu_get_pixel_format_bits(fu, format->format, &bits);
	dc_fu_get_pixel_format_shifts(fu, format->format, &shifts);

	regmap_write(fu->reg_cfg, COLORCOMPONENTBITS(frac), bits);
	regmap_write(fu->reg_cfg, COLORCOMPONENTSHIFT(frac), shifts);
}

static void dc_fw_set_framedimensions(struct dc_fu *fu, int w, int h)
{
	regmap_write(fu->reg_cfg, FRAMEDIMENSIONS,
		     FRAMEWIDTH(w) | FRAMEHEIGHT(h));
}

static void dc_fw_init(struct dc_fu *fu)
{
	regmap_write(fu->reg_pec, PIXENGCFG_DYNAMIC, LINK_ID_NONE);
	dc_fu_common_hw_init(fu);
	dc_fu_shdldreq_sticky(fu, 0xff);
}

static void dc_fw_set_ops(struct dc_fu *fu)
{
	memcpy(&fu->ops, &dc_fu_common_ops, sizeof(dc_fu_common_ops));
	fu->ops.init = dc_fw_init;
	fu->ops.set_fmt	= dc_fw_set_fmt;
	fu->ops.set_framedimensions = dc_fw_set_framedimensions;
}

static int dc_fw_bind(struct device *dev, struct device *master, void *data)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct dc_drm_device *dc_drm = data;
	struct resource *res_pec;
	void __iomem *base_pec;
	void __iomem *base_cfg;
	struct dc_fw *fw;
	struct dc_fu *fu;
	int i, id;

	fw = devm_kzalloc(dev, sizeof(*fw), GFP_KERNEL);
	if (!fw)
		return -ENOMEM;

	fu = &fw->fu;

	base_pec = devm_platform_get_and_ioremap_resource(pdev, 0, &res_pec);
	if (IS_ERR(base_pec))
		return PTR_ERR(base_pec);

	base_cfg = devm_platform_ioremap_resource_byname(pdev, "cfg");
	if (IS_ERR(base_cfg))
		return PTR_ERR(base_cfg);

	fu->reg_pec = devm_regmap_init_mmio(dev, base_pec,
					    &dc_fw_pec_regmap_config);
	if (IS_ERR(fu->reg_pec))
		return PTR_ERR(fu->reg_pec);

	fu->reg_cfg = devm_regmap_init_mmio(dev, base_cfg,
					    &dc_fw_cfg_regmap_config);
	if (IS_ERR(fu->reg_cfg))
		return PTR_ERR(fu->reg_cfg);

	id = dc_subdev_get_id(dc_fw_info, ARRAY_SIZE(dc_fw_info), res_pec);
	if (id < 0) {
		dev_err(dev, "failed to get instance number: %d\n", id);
		return id;
	}

	fu->link_id = LINK_ID_FETCHWARP2;
	fu->id = DC_FETCHUNIT_FW2;
	for (i = 0; i < DC_FETCHUNIT_FRAC_NUM; i++) {
		fu->reg_baseaddr[i]		  = BASEADDRESS(i);
		fu->reg_sourcebufferattributes[i] = SOURCEBUFFERATTRIBUTES(i);
		fu->reg_sourcebufferdimension[i]  = SOURCEBUFFERDIMENSION(i);
		fu->reg_layeroffset[i]		  = LAYEROFFSET(i);
		fu->reg_clipwindowoffset[i]	  = CLIPWINDOWOFFSET(i);
		fu->reg_clipwindowdimensions[i]	  = CLIPWINDOWDIMENSIONS(i);
		fu->reg_constantcolor[i]	  = CONSTANTCOLOR(i);
		fu->reg_layerproperty[i]	  = LAYERPROPERTY(i);
	}
	snprintf(fu->name, sizeof(fu->name), "FetchWarp%d", id);

	dc_fw_set_ops(fu);

	dc_drm->fu_disp[fu->id] = fu;

	return 0;
}

static const struct component_ops dc_fw_ops = {
	.bind = dc_fw_bind,
};

static int dc_fw_probe(struct platform_device *pdev)
{
	int ret;

	ret = component_add(&pdev->dev, &dc_fw_ops);
	if (ret)
		return dev_err_probe(&pdev->dev, ret,
				     "failed to add component\n");

	return 0;
}

static void dc_fw_remove(struct platform_device *pdev)
{
	component_del(&pdev->dev, &dc_fw_ops);
}

static const struct of_device_id dc_fw_dt_ids[] = {
	{ .compatible = "fsl,imx8qxp-dc-fetchwarp" },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, dc_fw_dt_ids);

struct platform_driver dc_fw_driver = {
	.probe = dc_fw_probe,
	.remove = dc_fw_remove,
	.driver = {
		.name = "imx8-dc-fetchwarp",
		.suppress_bind_attrs = true,
		.of_match_table = dc_fw_dt_ids,
	},
};