path: root/include/dt-bindings/clock/mediatek,mt8196-clock.h

/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
/*
 * Copyright (c) 2025 MediaTek Inc.
 *                    Guangjie Song <guangjie.song@mediatek.com>
 * Copyright (c) 2025 Collabora Ltd.
 *                    Laura Nao <laura.nao@collabora.com>
 */

#ifndef _DT_BINDINGS_CLK_MT8196_H
#define _DT_BINDINGS_CLK_MT8196_H

/* CKSYS */
#define CLK_TOP_AXI					0
#define CLK_TOP_MEM_SUB					1
#define CLK_TOP_IO_NOC					2
#define CLK_TOP_P_AXI					3
#define CLK_TOP_UFS_PEXTP0_AXI				4
#define CLK_TOP_PEXTP1_USB_AXI				5
#define CLK_TOP_P_FMEM_SUB				6
#define CLK_TOP_PEXPT0_MEM_SUB				7
#define CLK_TOP_PEXTP1_USB_MEM_SUB			8
#define CLK_TOP_P_NOC					9
#define CLK_TOP_EMI_N					10
#define CLK_TOP_EMI_S					11
#define CLK_TOP_AP2CONN_HOST				12
#define CLK_TOP_ATB					13
#define CLK_TOP_CIRQ					14
#define CLK_TOP_PBUS_156M				15
#define CLK_TOP_EFUSE					16
#define CLK_TOP_MCL3GIC					17
#define CLK_TOP_MCINFRA					18
#define CLK_TOP_DSP					19
#define CLK_TOP_MFG_REF					20
#define CLK_TOP_MFG_EB					21
#define CLK_TOP_UART					22
#define CLK_TOP_SPI0_BCLK				23
#define CLK_TOP_SPI1_BCLK				24
#define CLK_TOP_SPI2_BCLK				25
#define CLK_TOP_SPI3_BCLK				26
#define CLK_TOP_SPI4_BCLK				27
#define CLK_TOP_SPI5_BCLK				28
#define CLK_TOP_SPI6_BCLK				29
#define CLK_TOP_SPI7_BCLK				30
#define CLK_TOP_MSDC30_1				31
#define CLK_TOP_MSDC30_2				32
#define CLK_TOP_DISP_PWM				33
#define CLK_TOP_USB_TOP_1P				34
#define CLK_TOP_USB_XHCI_1P				35
#define CLK_TOP_USB_FMCNT_P1				36
#define CLK_TOP_I2C_P					37
#define CLK_TOP_I2C_EAST				38
#define CLK_TOP_I2C_WEST				39
#define CLK_TOP_I2C_NORTH				40
#define CLK_TOP_AES_UFSFDE				41
#define CLK_TOP_UFS					42
#define CLK_TOP_AUD_1					43
#define CLK_TOP_AUD_2					44
#define CLK_TOP_ADSP					45
#define CLK_TOP_ADSP_UARTHUB_B				46
#define CLK_TOP_DPMAIF_MAIN				47
#define CLK_TOP_PWM					48
#define CLK_TOP_MCUPM					49
#define CLK_TOP_IPSEAST					50
#define CLK_TOP_TL					51
#define CLK_TOP_TL_P1					52
#define CLK_TOP_TL_P2					53
#define CLK_TOP_EMI_INTERFACE_546			54
#define CLK_TOP_SDF					55
#define CLK_TOP_UARTHUB_BCLK				56
#define CLK_TOP_DPSW_CMP_26M				57
#define CLK_TOP_SMAP					58
#define CLK_TOP_SSR_PKA					59
#define CLK_TOP_SSR_DMA					60
#define CLK_TOP_SSR_KDF					61
#define CLK_TOP_SSR_RNG					62
#define CLK_TOP_SPU0					63
#define CLK_TOP_SPU1					64
#define CLK_TOP_DXCC					65
#define CLK_TOP_APLL_I2SIN0				66
#define CLK_TOP_APLL_I2SIN1				67
#define CLK_TOP_APLL_I2SIN2				68
#define CLK_TOP_APLL_I2SIN3				69
#define CLK_TOP_APLL_I2SIN4				70
#define CLK_TOP_APLL_I2SIN6				71
#define CLK_TOP_APLL_I2SOUT0				72
#define CLK_TOP_APLL_I2SOUT1				73
#define CLK_TOP_APLL_I2SOUT2				74
#define CLK_TOP_APLL_I2SOUT3				75
#define CLK_TOP_APLL_I2SOUT4				76
#define CLK_TOP_APLL_I2SOUT6				77
#define CLK_TOP_APLL_FMI2S				78
#define CLK_TOP_APLL_TDMOUT				79
#define CLK_TOP_APLL12_DIV_TDMOUT_M			80
#define CLK_TOP_APLL12_DIV_TDMOUT_B			81
#define CLK_TOP_MAINPLL_D3				82
#define CLK_TOP_MAINPLL_D4				83
#define CLK_TOP_MAINPLL_D4_D2				84
#define CLK_TOP_MAINPLL_D4_D4				85
#define CLK_TOP_MAINPLL_D4_D8				86
#define CLK_TOP_MAINPLL_D5				87
#define CLK_TOP_MAINPLL_D5_D2				88
#define CLK_TOP_MAINPLL_D5_D4				89
#define CLK_TOP_MAINPLL_D5_D8				90
#define CLK_TOP_MAINPLL_D6				91
#define CLK_TOP_MAINPLL_D6_D2				92
#define CLK_TOP_MAINPLL_D7				93
#define CLK_TOP_MAINPLL_D7_D2				94
#define CLK_TOP_MAINPLL_D7_D4				95
#define CLK_TOP_MAINPLL_D7_D8				96
#define CLK_TOP_MAINPLL_D9				97
#define CLK_TOP_UNIVPLL_D4				98
#define CLK_TOP_UNIVPLL_D4_D2				99
#define CLK_TOP_UNIVPLL_D4_D4				100
#define CLK_TOP_UNIVPLL_D4_D8				101
#define CLK_TOP_UNIVPLL_D5				102
#define CLK_TOP_UNIVPLL_D5_D2				103
#define CLK_TOP_UNIVPLL_D5_D4				104
#define CLK_TOP_UNIVPLL_D6				105
#define CLK_TOP_UNIVPLL_D6_D2				106
#define CLK_TOP_UNIVPLL_D6_D4				107
#define CLK_TOP_UNIVPLL_D6_D8				108
#define CLK_TOP_UNIVPLL_D6_D16				109
#define CLK_TOP_UNIVPLL_192M				110
#define CLK_TOP_UNIVPLL_192M_D4				111
#define CLK_TOP_UNIVPLL_192M_D8				112
#define CLK_TOP_UNIVPLL_192M_D16			113
#define CLK_TOP_UNIVPLL_192M_D32			114
#define CLK_TOP_UNIVPLL_192M_D10			115
#define CLK_TOP_TVDPLL1_D2				116
#define CLK_TOP_MSDCPLL_D2				117
#define CLK_TOP_OSC_D2					118
#define CLK_TOP_OSC_D3					119
#define CLK_TOP_OSC_D4					120
#define CLK_TOP_OSC_D5					121
#define CLK_TOP_OSC_D7					122
#define CLK_TOP_OSC_D8					123
#define CLK_TOP_OSC_D10					124
#define CLK_TOP_OSC_D14					125
#define CLK_TOP_OSC_D20					126
#define CLK_TOP_OSC_D32					127
#define CLK_TOP_OSC_D40					128
#define CLK_TOP_SFLASH					129

/* APMIXEDSYS */
#define CLK_APMIXED_MAINPLL				0
#define CLK_APMIXED_UNIVPLL				1
#define CLK_APMIXED_MSDCPLL				2
#define CLK_APMIXED_ADSPPLL				3
#define CLK_APMIXED_EMIPLL				4
#define CLK_APMIXED_EMIPLL2				5
#define CLK_APMIXED_NET1PLL				6
#define CLK_APMIXED_SGMIIPLL				7

/* CKSYS_GP2 */
#define CLK_TOP2_SENINF0				0
#define CLK_TOP2_SENINF1				1
#define CLK_TOP2_SENINF2				2
#define CLK_TOP2_SENINF3				3
#define CLK_TOP2_SENINF4				4
#define CLK_TOP2_SENINF5				5
#define CLK_TOP2_IMG1					6
#define CLK_TOP2_IPE					7
#define CLK_TOP2_CAM					8
#define CLK_TOP2_CAMTM					9
#define CLK_TOP2_DPE					10
#define CLK_TOP2_VDEC					11
#define CLK_TOP2_CCUSYS					12
#define CLK_TOP2_CCUTM					13
#define CLK_TOP2_VENC					14
#define CLK_TOP2_DP1					15
#define CLK_TOP2_DP0					16
#define CLK_TOP2_DISP					17
#define CLK_TOP2_MDP					18
#define CLK_TOP2_MMINFRA				19
#define CLK_TOP2_MMINFRA_SNOC				20
#define CLK_TOP2_MMUP					21
#define CLK_TOP2_MMINFRA_AO				22
#define CLK_TOP2_MAINPLL2_D2				23
#define CLK_TOP2_MAINPLL2_D3				24
#define CLK_TOP2_MAINPLL2_D4				25
#define CLK_TOP2_MAINPLL2_D4_D2				26
#define CLK_TOP2_MAINPLL2_D4_D4				27
#define CLK_TOP2_MAINPLL2_D5				28
#define CLK_TOP2_MAINPLL2_D5_D2				29
#define CLK_TOP2_MAINPLL2_D6				30
#define CLK_TOP2_MAINPLL2_D6_D2				31
#define CLK_TOP2_MAINPLL2_D7				32
#define CLK_TOP2_MAINPLL2_D7_D2				33
#define CLK_TOP2_MAINPLL2_D9				34
#define CLK_TOP2_UNIVPLL2_D3				35
#define CLK_TOP2_UNIVPLL2_D4				36
#define CLK_TOP2_UNIVPLL2_D4_D2				37
#define CLK_TOP2_UNIVPLL2_D5				38
#define CLK_TOP2_UNIVPLL2_D5_D2				39
#define CLK_TOP2_UNIVPLL2_D6				40
#define CLK_TOP2_UNIVPLL2_D6_D2				41
#define CLK_TOP2_UNIVPLL2_D6_D4				42
#define CLK_TOP2_UNIVPLL2_D7				43
#define CLK_TOP2_IMGPLL_D2				44
#define CLK_TOP2_IMGPLL_D4				45
#define CLK_TOP2_IMGPLL_D5				46
#define CLK_TOP2_IMGPLL_D5_D2				47
#define CLK_TOP2_MMPLL2_D3				48
#define CLK_TOP2_MMPLL2_D4				49
#define CLK_TOP2_MMPLL2_D4_D2				50
#define CLK_TOP2_MMPLL2_D5				51
#define CLK_TOP2_MMPLL2_D5_D2				52
#define CLK_TOP2_MMPLL2_D6				53
#define CLK_TOP2_MMPLL2_D6_D2				54
#define CLK_TOP2_MMPLL2_D7				55
#define CLK_TOP2_MMPLL2_D9				56
#define CLK_TOP2_TVDPLL1_D4				57
#define CLK_TOP2_TVDPLL1_D8				58
#define CLK_TOP2_TVDPLL1_D16				59
#define CLK_TOP2_TVDPLL2_D2				60
#define CLK_TOP2_TVDPLL2_D4				61
#define CLK_TOP2_TVDPLL2_D8				62
#define CLK_TOP2_TVDPLL2_D16				63
#define CLK_TOP2_DVO					64
#define CLK_TOP2_DVO_FAVT				65
#define CLK_TOP2_TVDPLL3_D2				66
#define CLK_TOP2_TVDPLL3_D4				67
#define CLK_TOP2_TVDPLL3_D8				68
#define CLK_TOP2_TVDPLL3_D16				69

/* APMIXEDSYS_GP2 */
#define CLK_APMIXED2_MAINPLL2				0
#define CLK_APMIXED2_UNIVPLL2				1
#define CLK_APMIXED2_MMPLL2				2
#define CLK_APMIXED2_IMGPLL				3
#define CLK_APMIXED2_TVDPLL1				4
#define CLK_APMIXED2_TVDPLL2				5
#define CLK_APMIXED2_TVDPLL3				6

/* IMP_IIC_WRAP_E */
#define CLK_IMPE_I2C5					0

/* IMP_IIC_WRAP_W */
#define CLK_IMPW_I2C0					0
#define CLK_IMPW_I2C3					1
#define CLK_IMPW_I2C6					2
#define CLK_IMPW_I2C10					3

/* IMP_IIC_WRAP_N */
#define CLK_IMPN_I2C1					0
#define CLK_IMPN_I2C2					1
#define CLK_IMPN_I2C4					2
#define CLK_IMPN_I2C7					3
#define CLK_IMPN_I2C8					4
#define CLK_IMPN_I2C9					5

/* IMP_IIC_WRAP_C */
#define CLK_IMPC_I2C11					0
#define CLK_IMPC_I2C12					1
#define CLK_IMPC_I2C13					2
#define CLK_IMPC_I2C14					3

/* PERICFG_AO */
#define CLK_PERI_AO_UART0_BCLK				0
#define CLK_PERI_AO_UART1_BCLK				1
#define CLK_PERI_AO_UART2_BCLK				2
#define CLK_PERI_AO_UART3_BCLK				3
#define CLK_PERI_AO_UART4_BCLK				4
#define CLK_PERI_AO_UART5_BCLK				5
#define CLK_PERI_AO_PWM_X16W_HCLK			6
#define CLK_PERI_AO_PWM_X16W_BCLK			7
#define CLK_PERI_AO_PWM_PWM_BCLK0			8
#define CLK_PERI_AO_PWM_PWM_BCLK1			9
#define CLK_PERI_AO_PWM_PWM_BCLK2			10
#define CLK_PERI_AO_PWM_PWM_BCLK3			11
#define CLK_PERI_AO_SPI0_BCLK				12
#define CLK_PERI_AO_SPI1_BCLK				13
#define CLK_PERI_AO_SPI2_BCLK				14
#define CLK_PERI_AO_SPI3_BCLK				15
#define CLK_PERI_AO_SPI4_BCLK				16
#define CLK_PERI_AO_SPI5_BCLK				17
#define CLK_PERI_AO_SPI6_BCLK				18
#define CLK_PERI_AO_SPI7_BCLK				19
#define CLK_PERI_AO_AP_DMA_X32W_BCLK			20
#define CLK_PERI_AO_MSDC1_MSDC_SRC			21
#define CLK_PERI_AO_MSDC1_HCLK				22
#define CLK_PERI_AO_MSDC1_AXI				23
#define CLK_PERI_AO_MSDC1_HCLK_WRAP			24
#define CLK_PERI_AO_MSDC2_MSDC_SRC			25
#define CLK_PERI_AO_MSDC2_HCLK				26
#define CLK_PERI_AO_MSDC2_AXI				27
#define CLK_PERI_AO_MSDC2_HCLK_WRAP			28
#define CLK_PERI_AO_FLASHIF_FLASH			29
#define CLK_PERI_AO_FLASHIF_27M				30
#define CLK_PERI_AO_FLASHIF_DRAM			31
#define CLK_PERI_AO_FLASHIF_AXI				32
#define CLK_PERI_AO_FLASHIF_BCLK			33

/* UFSCFG_AO */
#define CLK_UFSAO_UNIPRO_TX_SYM				0
#define CLK_UFSAO_UNIPRO_RX_SYM0			1
#define CLK_UFSAO_UNIPRO_RX_SYM1			2
#define CLK_UFSAO_UNIPRO_SYS				3
#define CLK_UFSAO_UNIPRO_SAP				4
#define CLK_UFSAO_PHY_SAP				5
#define CLK_UFSAO_UFSHCI_UFS				6
#define CLK_UFSAO_UFSHCI_AES				7

/* PEXTP0CFG_AO */
#define CLK_PEXT_PEXTP_MAC_P0_TL			0
#define CLK_PEXT_PEXTP_MAC_P0_REF			1
#define CLK_PEXT_PEXTP_PHY_P0_MCU_BUS			2
#define CLK_PEXT_PEXTP_PHY_P0_PEXTP_REF			3
#define CLK_PEXT_PEXTP_MAC_P0_AXI_250			4
#define CLK_PEXT_PEXTP_MAC_P0_AHB_APB			5
#define CLK_PEXT_PEXTP_MAC_P0_PL_P			6
#define CLK_PEXT_PEXTP_VLP_AO_P0_LP			7

/* PEXTP1CFG_AO */
#define CLK_PEXT1_PEXTP_MAC_P1_TL			0
#define CLK_PEXT1_PEXTP_MAC_P1_REF			1
#define CLK_PEXT1_PEXTP_MAC_P2_TL			2
#define CLK_PEXT1_PEXTP_MAC_P2_REF			3
#define CLK_PEXT1_PEXTP_PHY_P1_MCU_BUS			4
#define CLK_PEXT1_PEXTP_PHY_P1_PEXTP_REF		5
#define CLK_PEXT1_PEXTP_PHY_P2_MCU_BUS			6
#define CLK_PEXT1_PEXTP_PHY_P2_PEXTP_REF		7
#define CLK_PEXT1_PEXTP_MAC_P1_AXI_250			8
#define CLK_PEXT1_PEXTP_MAC_P1_AHB_APB			9
#define CLK_PEXT1_PEXTP_MAC_P1_PL_P			10
#define CLK_PEXT1_PEXTP_MAC_P2_AXI_250			11
#define CLK_PEXT1_PEXTP_MAC_P2_AHB_APB			12
#define CLK_PEXT1_PEXTP_MAC_P2_PL_P			13
#define CLK_PEXT1_PEXTP_VLP_AO_P1_LP			14
#define CLK_PEXT1_PEXTP_VLP_AO_P2_LP			15

/* VLP_CKSYS */
#define CLK_VLP_APLL1					0
#define CLK_VLP_APLL2					1
#define CLK_VLP_SCP					2
#define CLK_VLP_SCP_SPI					3
#define CLK_VLP_SCP_IIC					4
#define CLK_VLP_SCP_IIC_HS				5
#define CLK_VLP_PWRAP_ULPOSC				6
#define CLK_VLP_SPMI_M_TIA_32K				7
#define CLK_VLP_APXGPT_26M_B				8
#define CLK_VLP_DPSW					9
#define CLK_VLP_DPSW_CENTRAL				10
#define CLK_VLP_SPMI_M_MST				11
#define CLK_VLP_DVFSRC					12
#define CLK_VLP_PWM_VLP					13
#define CLK_VLP_AXI_VLP					14
#define CLK_VLP_SYSTIMER_26M				15
#define CLK_VLP_SSPM					16
#define CLK_VLP_SRCK					17
#define CLK_VLP_CAMTG0					18
#define CLK_VLP_CAMTG1					19
#define CLK_VLP_CAMTG2					20
#define CLK_VLP_CAMTG3					21
#define CLK_VLP_CAMTG4					22
#define CLK_VLP_CAMTG5					23
#define CLK_VLP_CAMTG6					24
#define CLK_VLP_CAMTG7					25
#define CLK_VLP_SSPM_26M				26
#define CLK_VLP_ULPOSC_SSPM				27
#define CLK_VLP_VLP_PBUS_26M				28
#define CLK_VLP_DEBUG_ERR_FLAG				29
#define CLK_VLP_DPMSRDMA				30
#define CLK_VLP_VLP_PBUS_156M				31
#define CLK_VLP_SPM					32
#define CLK_VLP_MMINFRA					33
#define CLK_VLP_USB_TOP					34
#define CLK_VLP_USB_XHCI				35
#define CLK_VLP_NOC_VLP					36
#define CLK_VLP_AUDIO_H					37
#define CLK_VLP_AUD_ENGEN1				38
#define CLK_VLP_AUD_ENGEN2				39
#define CLK_VLP_AUD_INTBUS				40
#define CLK_VLP_SPVLP_26M				41
#define CLK_VLP_SPU0_VLP				42
#define CLK_VLP_SPU1_VLP				43
#define CLK_VLP_CLK26M                                  44
#define CLK_VLP_APLL1_D4				45
#define CLK_VLP_APLL1_D8				46
#define CLK_VLP_APLL2_D4				47
#define CLK_VLP_APLL2_D8				48

/* DISPSYS_CONFIG */
#define CLK_MM_CONFIG					0
#define CLK_MM_DISP_MUTEX0				1
#define CLK_MM_DISP_AAL0				2
#define CLK_MM_DISP_AAL1				3
#define CLK_MM_DISP_C3D0				4
#define CLK_MM_DISP_C3D1				5
#define CLK_MM_DISP_C3D2				6
#define CLK_MM_DISP_C3D3				7
#define CLK_MM_DISP_CCORR0				8
#define CLK_MM_DISP_CCORR1				9
#define CLK_MM_DISP_CCORR2				10
#define CLK_MM_DISP_CCORR3				11
#define CLK_MM_DISP_CHIST0				12
#define CLK_MM_DISP_CHIST1				13
#define CLK_MM_DISP_COLOR0				14
#define CLK_MM_DISP_COLOR1				15
#define CLK_MM_DISP_DITHER0				16
#define CLK_MM_DISP_DITHER1				17
#define CLK_MM_DISP_DLI_ASYNC0				18
#define CLK_MM_DISP_DLI_ASYNC1				19
#define CLK_MM_DISP_DLI_ASYNC2				20
#define CLK_MM_DISP_DLI_ASYNC3				21
#define CLK_MM_DISP_DLI_ASYNC4				22
#define CLK_MM_DISP_DLI_ASYNC5				23
#define CLK_MM_DISP_DLI_ASYNC6				24
#define CLK_MM_DISP_DLI_ASYNC7				25
#define CLK_MM_DISP_DLI_ASYNC8				26
#define CLK_MM_DISP_DLI_ASYNC9				27
#define CLK_MM_DISP_DLI_ASYNC10				28
#define CLK_MM_DISP_DLI_ASYNC11				29
#define CLK_MM_DISP_DLI_ASYNC12				30
#define CLK_MM_DISP_DLI_ASYNC13				31
#define CLK_MM_DISP_DLI_ASYNC14				32
#define CLK_MM_DISP_DLI_ASYNC15				33
#define CLK_MM_DISP_DLO_ASYNC0				34
#define CLK_MM_DISP_DLO_ASYNC1				35
#define CLK_MM_DISP_DLO_ASYNC2				36
#define CLK_MM_DISP_DLO_ASYNC3				37
#define CLK_MM_DISP_DLO_ASYNC4				38
#define CLK_MM_DISP_DLO_ASYNC5				39
#define CLK_MM_DISP_DLO_ASYNC6				40
#define CLK_MM_DISP_DLO_ASYNC7				41
#define CLK_MM_DISP_DLO_ASYNC8				42
#define CLK_MM_DISP_GAMMA0				43
#define CLK_MM_DISP_GAMMA1				44
#define CLK_MM_MDP_AAL0					45
#define CLK_MM_MDP_AAL1					46
#define CLK_MM_MDP_RDMA0				47
#define CLK_MM_DISP_POSTMASK0				48
#define CLK_MM_DISP_POSTMASK1				49
#define CLK_MM_MDP_RSZ0					50
#define CLK_MM_MDP_RSZ1					51
#define CLK_MM_DISP_SPR0				52
#define CLK_MM_DISP_TDSHP0				53
#define CLK_MM_DISP_TDSHP1				54
#define CLK_MM_DISP_WDMA0				55
#define CLK_MM_DISP_Y2R0				56
#define CLK_MM_SMI_SUB_COMM0				57
#define CLK_MM_DISP_FAKE_ENG0				58

/* DISPSYS1_CONFIG */
#define CLK_MM1_DISPSYS1_CONFIG				0
#define CLK_MM1_DISPSYS1_S_CONFIG			1
#define CLK_MM1_DISP_MUTEX0				2
#define CLK_MM1_DISP_DLI_ASYNC20			3
#define CLK_MM1_DISP_DLI_ASYNC21			4
#define CLK_MM1_DISP_DLI_ASYNC22			5
#define CLK_MM1_DISP_DLI_ASYNC23			6
#define CLK_MM1_DISP_DLI_ASYNC24			7
#define CLK_MM1_DISP_DLI_ASYNC25			8
#define CLK_MM1_DISP_DLI_ASYNC26			9
#define CLK_MM1_DISP_DLI_ASYNC27			10
#define CLK_MM1_DISP_DLI_ASYNC28			11
#define CLK_MM1_DISP_RELAY0				12
#define CLK_MM1_DISP_RELAY1				13
#define CLK_MM1_DISP_RELAY2				14
#define CLK_MM1_DISP_RELAY3				15
#define CLK_MM1_DISP_DP_INTF0				16
#define CLK_MM1_DISP_DP_INTF1				17
#define CLK_MM1_DISP_DSC_WRAP0				18
#define CLK_MM1_DISP_DSC_WRAP1				19
#define CLK_MM1_DISP_DSC_WRAP2				20
#define CLK_MM1_DISP_DSC_WRAP3				21
#define CLK_MM1_DISP_DSI0				22
#define CLK_MM1_DISP_DSI1				23
#define CLK_MM1_DISP_DSI2				24
#define CLK_MM1_DISP_DVO0				25
#define CLK_MM1_DISP_GDMA0				26
#define CLK_MM1_DISP_MERGE0				27
#define CLK_MM1_DISP_MERGE1				28
#define CLK_MM1_DISP_MERGE2				29
#define CLK_MM1_DISP_ODDMR0				30
#define CLK_MM1_DISP_POSTALIGN0				31
#define CLK_MM1_DISP_DITHER2				32
#define CLK_MM1_DISP_R2Y0				33
#define CLK_MM1_DISP_SPLITTER0				34
#define CLK_MM1_DISP_SPLITTER1				35
#define CLK_MM1_DISP_SPLITTER2				36
#define CLK_MM1_DISP_SPLITTER3				37
#define CLK_MM1_DISP_VDCM0				38
#define CLK_MM1_DISP_WDMA1				39
#define CLK_MM1_DISP_WDMA2				40
#define CLK_MM1_DISP_WDMA3				41
#define CLK_MM1_DISP_WDMA4				42
#define CLK_MM1_MDP_RDMA1				43
#define CLK_MM1_SMI_LARB0				44
#define CLK_MM1_MOD1					45
#define CLK_MM1_MOD2					46
#define CLK_MM1_MOD3					47
#define CLK_MM1_MOD4					48
#define CLK_MM1_MOD5					49
#define CLK_MM1_MOD6					50
#define CLK_MM1_CG0					51
#define CLK_MM1_CG1					52
#define CLK_MM1_CG2					53
#define CLK_MM1_CG3					54
#define CLK_MM1_CG4					55
#define CLK_MM1_CG5					56
#define CLK_MM1_CG6					57
#define CLK_MM1_CG7					58
#define CLK_MM1_F26M					59

/* OVLSYS_CONFIG */
#define CLK_OVLSYS_CONFIG				0
#define CLK_OVL_FAKE_ENG0				1
#define CLK_OVL_FAKE_ENG1				2
#define CLK_OVL_MUTEX0					3
#define CLK_OVL_EXDMA0					4
#define CLK_OVL_EXDMA1					5
#define CLK_OVL_EXDMA2					6
#define CLK_OVL_EXDMA3					7
#define CLK_OVL_EXDMA4					8
#define CLK_OVL_EXDMA5					9
#define CLK_OVL_EXDMA6					10
#define CLK_OVL_EXDMA7					11
#define CLK_OVL_EXDMA8					12
#define CLK_OVL_EXDMA9					13
#define CLK_OVL_BLENDER0				14
#define CLK_OVL_BLENDER1				15
#define CLK_OVL_BLENDER2				16
#define CLK_OVL_BLENDER3				17
#define CLK_OVL_BLENDER4				18
#define CLK_OVL_BLENDER5				19
#define CLK_OVL_BLENDER6				20
#define CLK_OVL_BLENDER7				21
#define CLK_OVL_BLENDER8				22
#define CLK_OVL_BLENDER9				23
#define CLK_OVL_OUTPROC0				24
#define CLK_OVL_OUTPROC1				25
#define CLK_OVL_OUTPROC2				26
#define CLK_OVL_OUTPROC3				27
#define CLK_OVL_OUTPROC4				28
#define CLK_OVL_OUTPROC5				29
#define CLK_OVL_MDP_RSZ0				30
#define CLK_OVL_MDP_RSZ1				31
#define CLK_OVL_DISP_WDMA0				32
#define CLK_OVL_DISP_WDMA1				33
#define CLK_OVL_UFBC_WDMA0				34
#define CLK_OVL_MDP_RDMA0				35
#define CLK_OVL_MDP_RDMA1				36
#define CLK_OVL_BWM0					37
#define CLK_OVL_DLI0					38
#define CLK_OVL_DLI1					39
#define CLK_OVL_DLI2					40
#define CLK_OVL_DLI3					41
#define CLK_OVL_DLI4					42
#define CLK_OVL_DLI5					43
#define CLK_OVL_DLI6					44
#define CLK_OVL_DLI7					45
#define CLK_OVL_DLI8					46
#define CLK_OVL_DLO0					47
#define CLK_OVL_DLO1					48
#define CLK_OVL_DLO2					49
#define CLK_OVL_DLO3					50
#define CLK_OVL_DLO4					51
#define CLK_OVL_DLO5					52
#define CLK_OVL_DLO6					53
#define CLK_OVL_DLO7					54
#define CLK_OVL_DLO8					55
#define CLK_OVL_DLO9					56
#define CLK_OVL_DLO10					57
#define CLK_OVL_DLO11					58
#define CLK_OVL_DLO12					59
#define CLK_OVLSYS_RELAY0				60
#define CLK_OVL_INLINEROT0				61
#define CLK_OVL_SMI					62
#define CLK_OVL_SMI_SMI					63


/* OVLSYS1_CONFIG */
#define CLK_OVL1_OVLSYS_CONFIG				0
#define CLK_OVL1_OVL_FAKE_ENG0				1
#define CLK_OVL1_OVL_FAKE_ENG1				2
#define CLK_OVL1_OVL_MUTEX0				3
#define CLK_OVL1_OVL_EXDMA0				4
#define CLK_OVL1_OVL_EXDMA1				5
#define CLK_OVL1_OVL_EXDMA2				6
#define CLK_OVL1_OVL_EXDMA3				7
#define CLK_OVL1_OVL_EXDMA4				8
#define CLK_OVL1_OVL_EXDMA5				9
#define CLK_OVL1_OVL_EXDMA6				10
#define CLK_OVL1_OVL_EXDMA7				11
#define CLK_OVL1_OVL_EXDMA8				12
#define CLK_OVL1_OVL_EXDMA9				13
#define CLK_OVL1_OVL_BLENDER0				14
#define CLK_OVL1_OVL_BLENDER1				15
#define CLK_OVL1_OVL_BLENDER2				16
#define CLK_OVL1_OVL_BLENDER3				17
#define CLK_OVL1_OVL_BLENDER4				18
#define CLK_OVL1_OVL_BLENDER5				19
#define CLK_OVL1_OVL_BLENDER6				20
#define CLK_OVL1_OVL_BLENDER7				21
#define CLK_OVL1_OVL_BLENDER8				22
#define CLK_OVL1_OVL_BLENDER9				23
#define CLK_OVL1_OVL_OUTPROC0				24
#define CLK_OVL1_OVL_OUTPROC1				25
#define CLK_OVL1_OVL_OUTPROC2				26
#define CLK_OVL1_OVL_OUTPROC3				27
#define CLK_OVL1_OVL_OUTPROC4				28
#define CLK_OVL1_OVL_OUTPROC5				29
#define CLK_OVL1_OVL_MDP_RSZ0				30
#define CLK_OVL1_OVL_MDP_RSZ1				31
#define CLK_OVL1_OVL_DISP_WDMA0				32
#define CLK_OVL1_OVL_DISP_WDMA1				33
#define CLK_OVL1_OVL_UFBC_WDMA0				34
#define CLK_OVL1_OVL_MDP_RDMA0				35
#define CLK_OVL1_OVL_MDP_RDMA1				36
#define CLK_OVL1_OVL_BWM0				37
#define CLK_OVL1_DLI0					38
#define CLK_OVL1_DLI1					39
#define CLK_OVL1_DLI2					40
#define CLK_OVL1_DLI3					41
#define CLK_OVL1_DLI4					42
#define CLK_OVL1_DLI5					43
#define CLK_OVL1_DLI6					44
#define CLK_OVL1_DLI7					45
#define CLK_OVL1_DLI8					46
#define CLK_OVL1_DLO0					47
#define CLK_OVL1_DLO1					48
#define CLK_OVL1_DLO2					49
#define CLK_OVL1_DLO3					50
#define CLK_OVL1_DLO4					51
#define CLK_OVL1_DLO5					52
#define CLK_OVL1_DLO6					53
#define CLK_OVL1_DLO7					54
#define CLK_OVL1_DLO8					55
#define CLK_OVL1_DLO9					56
#define CLK_OVL1_DLO10					57
#define CLK_OVL1_DLO11					58
#define CLK_OVL1_DLO12					59
#define CLK_OVL1_OVLSYS_RELAY0				60
#define CLK_OVL1_OVL_INLINEROT0				61
#define CLK_OVL1_SMI					62


/* VDEC_SOC_GCON_BASE */
#define CLK_VDE1_LARB1_CKEN				0
#define CLK_VDE1_LAT_CKEN				1
#define CLK_VDE1_LAT_ACTIVE				2
#define CLK_VDE1_LAT_CKEN_ENG				3
#define CLK_VDE1_VDEC_CKEN				4
#define CLK_VDE1_VDEC_ACTIVE				5
#define CLK_VDE1_VDEC_CKEN_ENG				6
#define CLK_VDE1_VDEC_SOC_APTV_EN			7
#define CLK_VDE1_VDEC_SOC_APTV_TOP_EN			8
#define CLK_VDE1_VDEC_SOC_IPS_EN			9

/* VDEC_GCON_BASE */
#define CLK_VDE2_LARB1_CKEN				0
#define CLK_VDE2_LAT_CKEN				1
#define CLK_VDE2_LAT_ACTIVE				2
#define CLK_VDE2_LAT_CKEN_ENG				3
#define CLK_VDE2_VDEC_CKEN				4
#define CLK_VDE2_VDEC_ACTIVE				5
#define CLK_VDE2_VDEC_CKEN_ENG				6

/* VENC_GCON */
#define CLK_VEN1_CKE0_LARB				0
#define CLK_VEN1_CKE1_VENC				1
#define CLK_VEN1_CKE2_JPGENC				2
#define CLK_VEN1_CKE3_JPGDEC				3
#define CLK_VEN1_CKE4_JPGDEC_C1				4
#define CLK_VEN1_CKE5_GALS				5
#define CLK_VEN1_CKE29_VENC_ADAB_CTRL			6
#define CLK_VEN1_CKE29_VENC_XPC_CTRL			7
#define CLK_VEN1_CKE6_GALS_SRAM				8
#define CLK_VEN1_RES_FLAT				9

/* VENC_GCON_CORE1 */
#define CLK_VEN2_CKE0_LARB				0
#define CLK_VEN2_CKE1_VENC				1
#define CLK_VEN2_CKE2_JPGENC				2
#define CLK_VEN2_CKE3_JPGDEC				3
#define CLK_VEN2_CKE5_GALS				4
#define CLK_VEN2_CKE29_VENC_XPC_CTRL			5
#define CLK_VEN2_CKE6_GALS_SRAM				6
#define CLK_VEN2_RES_FLAT				7

/* VENC_GCON_CORE2 */
#define CLK_VEN_C2_CKE0_LARB				0
#define CLK_VEN_C2_CKE1_VENC				1
#define CLK_VEN_C2_CKE5_GALS				2
#define CLK_VEN_C2_CKE29_VENC_XPC_CTRL			3
#define CLK_VEN_C2_CKE6_GALS_SRAM			4
#define CLK_VEN_C2_RES_FLAT				5

/* MDPSYS_CONFIG */
#define CLK_MDP_MDP_MUTEX0				0
#define CLK_MDP_SMI0					1
#define CLK_MDP_SMI0_SMI				2
#define CLK_MDP_APB_BUS					3
#define CLK_MDP_MDP_RDMA0				4
#define CLK_MDP_MDP_RDMA1				5
#define CLK_MDP_MDP_RDMA2				6
#define CLK_MDP_MDP_BIRSZ0				7
#define CLK_MDP_MDP_HDR0				8
#define CLK_MDP_MDP_AAL0				9
#define CLK_MDP_MDP_RSZ0				10
#define CLK_MDP_MDP_RSZ2				11
#define CLK_MDP_MDP_TDSHP0				12
#define CLK_MDP_MDP_COLOR0				13
#define CLK_MDP_MDP_WROT0				14
#define CLK_MDP_MDP_WROT1				15
#define CLK_MDP_MDP_WROT2				16
#define CLK_MDP_MDP_FAKE_ENG0				17
#define CLK_MDP_APB_DB					18
#define CLK_MDP_MDP_DLI_ASYNC0				19
#define CLK_MDP_MDP_DLI_ASYNC1				20
#define CLK_MDP_MDP_DLO_ASYNC0				21
#define CLK_MDP_MDP_DLO_ASYNC1				22
#define CLK_MDP_MDP_DLI_ASYNC2				23
#define CLK_MDP_MDP_DLO_ASYNC2				24
#define CLK_MDP_MDP_DLO_ASYNC3				25
#define CLK_MDP_IMG_DL_ASYNC0				26
#define CLK_MDP_MDP_RROT0				27
#define CLK_MDP_MDP_MERGE0				28
#define CLK_MDP_MDP_C3D0				29
#define CLK_MDP_MDP_FG0					30
#define CLK_MDP_MDP_CLA2				31
#define CLK_MDP_MDP_DLO_ASYNC4				32
#define CLK_MDP_VPP_RSZ0				33
#define CLK_MDP_VPP_RSZ1				34
#define CLK_MDP_MDP_DLO_ASYNC5				35
#define CLK_MDP_IMG0					36
#define CLK_MDP_F26M					37
#define CLK_MDP_IMG_DL_RELAY0				38
#define CLK_MDP_IMG_DL_RELAY1				39

/* MDPSYS1_CONFIG */
#define CLK_MDP1_MDP_MUTEX0				0
#define CLK_MDP1_SMI0					1
#define CLK_MDP1_SMI0_SMI				2
#define CLK_MDP1_APB_BUS				3
#define CLK_MDP1_MDP_RDMA0				4
#define CLK_MDP1_MDP_RDMA1				5
#define CLK_MDP1_MDP_RDMA2				6
#define CLK_MDP1_MDP_BIRSZ0				7
#define CLK_MDP1_MDP_HDR0				8
#define CLK_MDP1_MDP_AAL0				9
#define CLK_MDP1_MDP_RSZ0				10
#define CLK_MDP1_MDP_RSZ2				11
#define CLK_MDP1_MDP_TDSHP0				12
#define CLK_MDP1_MDP_COLOR0				13
#define CLK_MDP1_MDP_WROT0				14
#define CLK_MDP1_MDP_WROT1				15
#define CLK_MDP1_MDP_WROT2				16
#define CLK_MDP1_MDP_FAKE_ENG0				17
#define CLK_MDP1_APB_DB					18
#define CLK_MDP1_MDP_DLI_ASYNC0				19
#define CLK_MDP1_MDP_DLI_ASYNC1				20
#define CLK_MDP1_MDP_DLO_ASYNC0				21
#define CLK_MDP1_MDP_DLO_ASYNC1				22
#define CLK_MDP1_MDP_DLI_ASYNC2				23
#define CLK_MDP1_MDP_DLO_ASYNC2				24
#define CLK_MDP1_MDP_DLO_ASYNC3				25
#define CLK_MDP1_IMG_DL_ASYNC0				26
#define CLK_MDP1_MDP_RROT0				27
#define CLK_MDP1_MDP_MERGE0				28
#define CLK_MDP1_MDP_C3D0				29
#define CLK_MDP1_MDP_FG0				30
#define CLK_MDP1_MDP_CLA2				31
#define CLK_MDP1_MDP_DLO_ASYNC4				32
#define CLK_MDP1_VPP_RSZ0				33
#define CLK_MDP1_VPP_RSZ1				34
#define CLK_MDP1_MDP_DLO_ASYNC5				35
#define CLK_MDP1_IMG0					36
#define CLK_MDP1_F26M					37
#define CLK_MDP1_IMG_DL_RELAY0				38
#define CLK_MDP1_IMG_DL_RELAY1				39

/* DISP_VDISP_AO_CONFIG */
#define CLK_MM_V_DISP_VDISP_AO_CONFIG			0
#define CLK_MM_V_DISP_DPC				1
#define CLK_MM_V_SMI_SUB_SOMM0				2

/* MFGPLL_PLL_CTRL */
#define CLK_MFG_AO_MFGPLL				0

/* MFGPLL_SC0_PLL_CTRL */
#define CLK_MFGSC0_AO_MFGPLL_SC0			0

/* MFGPLL_SC1_PLL_CTRL */
#define CLK_MFGSC1_AO_MFGPLL_SC1			0

/* CCIPLL_PLL_CTRL */
#define CLK_CCIPLL					0

/* ARMPLL_LL_PLL_CTRL */
#define CLK_CPLL_ARMPLL_LL				0

/* ARMPLL_BL_PLL_CTRL */
#define CLK_CPBL_ARMPLL_BL				0

/* ARMPLL_B_PLL_CTRL */
#define CLK_CPB_ARMPLL_B				0

/* PTPPLL_PLL_CTRL */
#define CLK_PTPPLL					0

#endif /* _DT_BINDINGS_CLK_MT8196_H */