summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx25.dtsi
diff options
context:
space:
mode:
authorMartin Kaiser <martin@kaiser.cx>2017-04-03 21:47:04 +0200
committerShawn Guo <shawnguo@kernel.org>2017-04-10 16:16:21 +0800
commitc33576cbf86bedf9ad3812479c3b4f36d5fadba8 (patch)
tree3e7b858d77110a6dded37a4da653d337fa5e5382 /arch/arm/boot/dts/imx25.dtsi
parent746380186d12159de1697c80e406783888478670 (diff)
ARM: dts: i.MX25: add AIPS control registers
The i.MX25 contains two AHB to IP bridges (AIPS), each of which has a set of control registers. Add the memory regions for the control registers to the Device Tree. Signed-off-by: Martin Kaiser <martin@kaiser.cx> Reviewed-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/imx25.dtsi')
-rw-r--r--arch/arm/boot/dts/imx25.dtsi10
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx25.dtsi b/arch/arm/boot/dts/imx25.dtsi
index 89c8f8f914ff..0cdf333336cd 100644
--- a/arch/arm/boot/dts/imx25.dtsi
+++ b/arch/arm/boot/dts/imx25.dtsi
@@ -93,6 +93,11 @@
reg = <0x43f00000 0x100000>;
ranges;
+ aips1: bridge@43f00000 {
+ compatible = "fsl,imx25-aips";
+ reg = <0x43f00000 0x4000>;
+ };
+
i2c1: i2c@43f80000 {
#address-cells = <1>;
#size-cells = <0>;
@@ -342,6 +347,11 @@
reg = <0x53f00000 0x100000>;
ranges;
+ aips2: bridge@53f00000 {
+ compatible = "fsl,imx25-aips";
+ reg = <0x53f00000 0x4000>;
+ };
+
clks: ccm@53f80000 {
compatible = "fsl,imx25-ccm";
reg = <0x53f80000 0x4000>;