summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/nspire-classic.dtsi
diff options
context:
space:
mode:
authorLinus Walleij <linus.walleij@linaro.org>2019-08-10 09:42:30 +0200
committerArnd Bergmann <arnd@arndb.de>2019-08-13 15:28:34 +0200
commitda5fbcb1d03a41c69287595e1364c86a498c8087 (patch)
tree25dba28e501c0b6d6be9c68afc4e3e5f8c09bd52 /arch/arm/boot/dts/nspire-classic.dtsi
parentc08b598410559c7006f2cea04ba80646eb214212 (diff)
ARM: dts: Update the NSPIRE DTS files for DRM
The DRM subsystem graphics drivers require more granular definition of the connection between display drivers and panels, and a proper panel compatible. This utilizes the bindings merged to the DRM subsystem to properly define the display on the NSPIRE devices. We also do away with the undocumented DT binding "lcd-type". We add both the clocks to the CLCD block so the driver have full control over its clocking. Link: https://lore.kernel.org/r/20190810074230.6492-1-linus.walleij@linaro.org Cc: Daniel Tang <dt.tangr@gmail.com> Cc: Fabian Vogt <fabian@ritter-vogt.de> Tested-by: Fabian Vogt <fabian@ritter-vogt.de> Acked-by: Sam Ravnborg <sam@ravnborg.org> Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'arch/arm/boot/dts/nspire-classic.dtsi')
-rw-r--r--arch/arm/boot/dts/nspire-classic.dtsi15
1 files changed, 14 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/nspire-classic.dtsi b/arch/arm/boot/dts/nspire-classic.dtsi
index c53f42777851..41744cc2bc72 100644
--- a/arch/arm/boot/dts/nspire-classic.dtsi
+++ b/arch/arm/boot/dts/nspire-classic.dtsi
@@ -8,7 +8,11 @@
/include/ "nspire.dtsi"
&lcd {
- lcd-type = "classic";
+ port {
+ clcd_pads: endpoint {
+ remote-endpoint = <&panel_in>;
+ };
+ };
};
&fast_timer {
@@ -69,6 +73,15 @@
#interrupt-cells = <1>;
};
};
+
+ panel {
+ compatible = "ti,nspire-classic-lcd-panel";
+ port {
+ panel_in: endpoint {
+ remote-endpoint = <&clcd_pads>;
+ };
+ };
+ };
chosen {
bootargs = "debug earlyprintk console=tty0 console=ttyS0,115200n8 root=/dev/ram0";
};