summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/omap3-n950-n9.dtsi
diff options
context:
space:
mode:
authorSebastian Reichel <sre@kernel.org>2016-01-31 01:52:37 +0100
committerTony Lindgren <tony@atomide.com>2016-02-12 14:26:26 -0800
commit60fca6b2fdac8d8463799b2c9b0d36845864ed99 (patch)
treea00d089f1af427f9391e8e79d9cfa6fd464d8e4f /arch/arm/boot/dts/omap3-n950-n9.dtsi
parentb328d9b86d5d22274a48b597f3226a8a21188cbc (diff)
ARM: dts: OMAP3-N950-N9: Add ssi idle pinctrl state
This adds an idle pinctrl state, which will be used by the driver to avoid incoming data during clock rate changes or data flushing. Signed-off-By: Sebastian Reichel <sre@kernel.org> Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'arch/arm/boot/dts/omap3-n950-n9.dtsi')
-rw-r--r--arch/arm/boot/dts/omap3-n950-n9.dtsi16
1 files changed, 15 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/omap3-n950-n9.dtsi b/arch/arm/boot/dts/omap3-n950-n9.dtsi
index 702062e88e14..858a25048102 100644
--- a/arch/arm/boot/dts/omap3-n950-n9.dtsi
+++ b/arch/arm/boot/dts/omap3-n950-n9.dtsi
@@ -73,6 +73,19 @@
>;
};
+ ssi_pins_idle: pinmux_ssi_pins_idle {
+ pinctrl-single,pins = <
+ OMAP3_CORE1_IOPAD(0x217c, PIN_OUTPUT | MUX_MODE7) /* ssi1_dat_tx */
+ OMAP3_CORE1_IOPAD(0x217e, PIN_OUTPUT | MUX_MODE7) /* ssi1_flag_tx */
+ OMAP3_CORE1_IOPAD(0x2180, PIN_INPUT_PULLDOWN | MUX_MODE7) /* ssi1_rdy_tx */
+ OMAP3_CORE1_IOPAD(0x2182, PIN_INPUT | WAKEUP_EN | MUX_MODE4) /* ssi1_wake_tx (cawake) */
+ OMAP3_CORE1_IOPAD(0x2184, PIN_INPUT | MUX_MODE7) /* ssi1_dat_rx */
+ OMAP3_CORE1_IOPAD(0x2186, PIN_INPUT | MUX_MODE7) /* ssi1_flag_rx */
+ OMAP3_CORE1_IOPAD(0x2188, PIN_OUTPUT | MUX_MODE4) /* ssi1_rdy_rx */
+ OMAP3_CORE1_IOPAD(0x218a, PIN_OUTPUT | MUX_MODE7) /* ssi1_wake */
+ >;
+ };
+
modem_pins1: pinmux_modem_core1_pins {
pinctrl-single,pins = <
OMAP3_CORE1_IOPAD(0x207a, PIN_INPUT | WAKEUP_EN | MUX_MODE4) /* gpio_34 (ape_rst_rq) */
@@ -237,8 +250,9 @@
};
&ssi_port1 {
- pinctrl-names = "default";
+ pinctrl-names = "default", "idle";
pinctrl-0 = <&ssi_pins>;
+ pinctrl-1 = <&ssi_pins_idle>;
ti,ssi-cawake-gpio = <&gpio5 23 GPIO_ACTIVE_HIGH>; /* 151 */