summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi
diff options
context:
space:
mode:
authorKrzysztof Kozlowski <krzk@kernel.org>2020-06-26 10:06:02 +0200
committerDinh Nguyen <dinguyen@kernel.org>2020-07-15 14:13:00 -0500
commitd7adfe5ffed9faa05f8926223086b101e14f700d (patch)
treeb04b7a139b3457e58267f5b8b36d1ff92b57b2d7 /arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi
parent3bf9b8ffc8980c1090bdd3a5570cf42420620838 (diff)
ARM: dts: socfpga: Align L2 cache-controller nodename with dtschema
Fix dtschema validator warnings like: l2-cache@fffff000: $nodename:0: 'l2-cache@fffff000' does not match '^(cache-controller|cpu)(@[0-9a-f,]+)*$' Fixes: 475dc86d08de ("arm: dts: socfpga: Add a base DTSI for Altera's Arria10 SOC") Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Diffstat (limited to 'arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi')
0 files changed, 0 insertions, 0 deletions