summaryrefslogtreecommitdiff
path: root/arch/mips/include/asm/dec/interrupts.h
diff options
context:
space:
mode:
authorThomas Bogendoerfer <tsbogend@alpha.franken.de>2020-08-24 18:32:51 +0200
committerThomas Bogendoerfer <tsbogend@alpha.franken.de>2020-09-07 22:24:51 +0200
commit43df4eb2fc9511e09c66252c3fec4f8933a77c73 (patch)
tree372ef0796bbfdf94373ce22b0489f6a26c127be8 /arch/mips/include/asm/dec/interrupts.h
parenta7fbed988f31d3bf92415226fdf2ffd54606ad93 (diff)
MIPS: Replace SIBYTE_1956_WAR by CONFIG_SB1_PASS_2_WORKAROUNDS
SB1250 uart bug is related to PASS 2 workarounds. Use config CONFIG_SB1_PASS_2_WORKAROUNDS directly and get rid of SIBYTE_1956_WAR. Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Diffstat (limited to 'arch/mips/include/asm/dec/interrupts.h')
0 files changed, 0 insertions, 0 deletions