diff options
author | Tony Luck <tony.luck@intel.com> | 2019-10-28 09:37:19 -0700 |
---|---|---|
committer | Borislav Petkov <bp@suse.de> | 2019-11-01 17:29:36 +0100 |
commit | dc6b025de95bcd22ff37c4fabb022ec8a027abf1 (patch) | |
tree | a386a4d78a55c5bac68cb145d92798bcba3e1487 /arch/mips/include/asm/vdso/vsyscall.h | |
parent | 9c3bafaa1fd88e4dd2dba3735a1f1abb0f2c7bb7 (diff) |
x86/mce: Add Xeon Icelake to list of CPUs that support PPIN
New CPU model, same MSRs to control and read the inventory number.
Signed-off-by: Tony Luck <tony.luck@intel.com>
Signed-off-by: Borislav Petkov <bp@suse.de>
Cc: "H. Peter Anvin" <hpa@zytor.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: linux-edac <linux-edac@vger.kernel.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: x86-ml <x86@kernel.org>
Link: https://lkml.kernel.org/r/20191028163719.19708-1-tony.luck@intel.com
Diffstat (limited to 'arch/mips/include/asm/vdso/vsyscall.h')
0 files changed, 0 insertions, 0 deletions