diff options
| author | Chen-Yu Tsai <wens@csie.org> | 2015-12-05 21:16:42 +0800 |
|---|---|---|
| committer | Maxime Ripard <maxime.ripard@free-electrons.com> | 2015-12-07 09:58:17 +0100 |
| commit | 6d3a47c29186aa8d26ff05a6209c94291ace0696 (patch) | |
| tree | 74c04bf95a70c2ea1c04aa55e1af2c1595500e02 /drivers/clk/sunxi/clk-sunxi.c | |
| parent | 77d16e2c66c86afc0130822b816ae26790a241fb (diff) | |
clk: sunxi: Add DRAM gates support for sun4i-a10
The A10/A20 share the same set of DRAM clock gates, which controls
direct memory access for some peripherals.
On the A10, bit 15 controls the system's DRAM clock output (possibly
to the DRAM chips), which we need to keep on.
On the A20 this has been moved to the DRAM controller, becoming a no-op.
However it is still listed in the user manual, so add it anyway.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'drivers/clk/sunxi/clk-sunxi.c')
0 files changed, 0 insertions, 0 deletions